Error Trace

[Home]

Bug # 112

Show/hide error trace
Error trace
Function bodies
Blocks
  • Others...
    Function bodies without model function calls
    Initialization function calls
    Initialization function bodies
    Entry point
    Entry point body
    Function calls
    Skipped function calls
    Formal parameter names
    Declarations
    Assumes
    Assume conditions
    Returns
    Return values
    DEG initialization
    DEG function calls
    Model function calls
    Model function bodies
    Model asserts
    Model state changes
    Model function function calls
    Model function function bodies
    Model returns
    Model others
    Identation
    Line numbers
    Expand signs
/*Is true unsafe:*/
/*Number of usage points:2*/
/*Number of usages :2*/
/*Two examples:*/
/*_____________________*/
/*rtnl_lock[1]*/
-__CPAchecker_initialize()
{
return ;
}
-entry_point
{
396 struct sk_buff *ldvarg1;
397 struct ifreq *ldvarg4;
398 int ldvarg3;
399 void *ldvarg0;
400 int ldvarg2;
401 unsigned long ldvarg11;
402 loff_t *ldvarg7;
403 const char *ldvarg12;
404 int ldvarg5;
405 long long ldvarg6;
406 unsigned long ldvarg8;
407 loff_t *ldvarg10;
408 char *ldvarg9;
409 struct ifreq *ldvarg17;
410 struct sk_buff *ldvarg14;
411 void *ldvarg13;
412 int ldvarg16;
413 int ldvarg15;
414 unsigned long ldvarg24;
415 int ldvarg18;
416 loff_t *ldvarg20;
417 loff_t *ldvarg23;
418 unsigned long ldvarg21;
419 const char *ldvarg25;
420 char *ldvarg22;
421 long long ldvarg19;
422 long long ldvarg27;
423 int ldvarg26;
424 unsigned long ldvarg32;
425 loff_t *ldvarg31;
426 const char *ldvarg33;
427 char *ldvarg30;
428 unsigned long ldvarg29;
429 loff_t *ldvarg28;
430 unsigned long ldvarg37;
431 long long ldvarg35;
432 loff_t *ldvarg36;
433 char *ldvarg38;
434 int ldvarg34;
435 void *ldvarg39;
436 int ldvarg41;
437 struct ifreq *ldvarg43;
438 int ldvarg42;
439 struct sk_buff *ldvarg40;
440 unsigned char *ldvarg45;
441 const struct sk_buff *ldvarg44;
442 const struct pci_device_id *ldvarg47;
443 struct pm_message ldvarg46;
444 int ldvarg48;
445 unsigned long ldvarg51;
446 char *ldvarg52;
447 long long ldvarg49;
448 loff_t *ldvarg50;
449 const char *ldvarg60;
450 unsigned long ldvarg59;
451 unsigned long ldvarg56;
452 char *ldvarg57;
453 long long ldvarg54;
454 loff_t *ldvarg58;
455 int ldvarg53;
456 loff_t *ldvarg55;
457 char *ldvarg65;
458 loff_t *ldvarg63;
459 int ldvarg61;
460 unsigned long ldvarg64;
461 long long ldvarg62;
462 const char *ldvarg73;
463 char *ldvarg70;
464 long long ldvarg67;
465 loff_t *ldvarg71;
466 loff_t *ldvarg68;
467 unsigned long ldvarg72;
468 unsigned long ldvarg69;
469 int ldvarg66;
470 int tmp;
471 int tmp___0;
472 int tmp___1;
473 int tmp___2;
474 int tmp___3;
475 int tmp___4;
476 int tmp___5;
477 int tmp___6;
478 int tmp___7;
479 int tmp___8;
480 int tmp___9;
481 int tmp___10;
482 int tmp___11;
483 int tmp___12;
484 int tmp___13;
485 int tmp___14;
486 int tmp___15;
487 int tmp___16;
488 int tmp___17;
489 int tmp___18;
490 int tmp___19;
491 int tmp___20;
492 int tmp___21;
493 int tmp___22;
494 int tmp___23;
495 int tmp___24;
496 int tmp___25;
497 int tmp___26;
498 int tmp___27;
499 int tmp___28;
500 int tmp___29;
501 int tmp___30;
502 int tmp___31;
503 int tmp___32;
504 int tmp___33;
395 ldv_initialize() { /* Function call is skipped due to function is undefined */}
472 ldv_state_variable_11 = 0;
473 ldv_state_variable_7 = 0;
474 ldv_state_variable_2 = 0;
476 ldv_state_variable_1 = 1;
477 ref_cnt = 0;
478 ldv_state_variable_0 = 1;
479 ldv_state_variable_13 = 0;
480 ldv_state_variable_6 = 0;
481 ldv_state_variable_3 = 0;
482 ldv_state_variable_9 = 0;
483 ldv_state_variable_12 = 0;
484 ldv_state_variable_14 = 0;
485 ldv_state_variable_15 = 0;
486 ldv_state_variable_8 = 0;
487 ldv_state_variable_4 = 0;
488 ldv_state_variable_10 = 0;
489 ldv_state_variable_5 = 0;
490 ldv_57264:;
491 tmp = __VERIFIER_nondet_int() { /* Function call is skipped due to function is undefined */}
491 switch (tmp);
492 assume(!(tmp == 0));
693 assume(!(tmp == 1));
762 assume(tmp == 2);
765 assume(ldv_state_variable_2 != 0);
766 tmp___8 = __VERIFIER_nondet_int() { /* Function call is skipped due to function is undefined */}
766 switch (tmp___8);
767 assume(tmp___8 == 0);
769 assume(ldv_state_variable_2 == 1);
769 -evil_hack_2()
{
/*Change states for locks rtnl_lock*/
342 rtnl_lock() { /* Function call is skipped due to function is undefined */}
343 return 1;;
}
769 assume(tmp___9 != 0);
771 -airo_get_wireless_stats(airo_handler_def_group1)
{
7755 struct airo_info *local;
7756 int tmp;
7757 int tmp___0;
7755 local = (struct airo_info *)(dev->__annonCompField102.ml_priv);
7757 -constant_test_bit(8L, (const volatile unsigned long *)(&(local->jobs)))
{
310 return ((int)(((unsigned long)(*(addr + ((unsigned long)(nr >> 6))))) >> (((int)nr) & 63))) & 1;;
}
7757 assume(tmp___0 == 0);
7759 tmp = down_trylock(&(local->sem)) { /* Function call is skipped due to function is undefined */}
7759 assume(!(tmp != 0));
7763 -airo_read_wireless_stats(local)
{
7700 struct StatusRid status_rid;
7701 struct StatsRid stats_rid;
7702 struct CapabilityRid cap_rid;
7703 __le32 *vals;
7704 int tmp;
7703 vals = (__le32 *)(&(stats_rid.vals));
7706 -clear_bit(8L, (volatile unsigned long *)(&(local->jobs)))
{
117 Ignored inline assembler code
119 return ;;
}
7707 assume(!((local->power.event) != 0));
7711 -readCapabilityRid(local, &cap_rid, 0)
{
1858 int tmp;
1858 -PC4500_readrid(ai, 65280, (void *)capr, 132, lock)
{
4134 unsigned short status;
4135 int rc;
4136 int tmp;
4137 struct __anonstruct_Cmd_476 cmd;
4138 struct __anonstruct_Resp_477 rsp;
4139 unsigned short tmp___0;
4140 int tmp___1;
4141 int tmp___2;
4142 int _min1;
4143 int _min2;
4144 int tmp___3;
4134 rc = 0;
4136 assume(!(lock != 0));
4140 -constant_test_bit(11L, (const volatile unsigned long *)(&(ai->flags)))
{
310 return ((int)(((unsigned long)(*(addr + ((unsigned long)(nr >> 6))))) >> (((int)nr) & 63))) & 1;;
}
4140 assume(!(tmp___3 != 0));
4165 -PC4500_accessrid(ai, (int)rid, 33)
{
4114 struct __anonstruct_Cmd_476 cmd;
4115 struct __anonstruct_Resp_477 rsp;
4116 unsigned short status;
4118 __memset((void *)(&cmd), 0, 8UL) { /* Function call is skipped due to function is undefined */}
4119 cmd.cmd = accmd;
4120 cmd.parm0 = rid;
4121 -issuecommand(ai, &cmd, &rsp)
{
3949 int max_tries;
3950 unsigned short tmp;
3951 unsigned short tmp___0;
3952 int tmp___1;
3953 int tmp___2;
3954 unsigned short tmp___3;
3955 unsigned short tmp___4;
3956 unsigned short tmp___5;
3949 max_tries = 600000;
3951 -IN4500(ai, 48)
{
3561 unsigned short rc;
3562 int tmp;
3563 unsigned char tmp___0;
3564 unsigned char tmp___1;
3562 -constant_test_bit(11L, (const volatile unsigned long *)(&(ai->flags)))
{
310 return ((int)(((unsigned long)(*(addr + ((unsigned long)(nr >> 6))))) >> (((int)nr) & 63))) & 1;;
}
3562 assume(!(tmp != 0));
3564 assume(!(do8bitIO == 0));
3567 unsigned int __CPAchecker_TMP_1 = (unsigned int)(ai->dev->base_addr);
3567 -inb((int)(__CPAchecker_TMP_1 + ((unsigned int)reg)))
{
318 unsigned char value;
316 Ignored inline assembler code
316 return value;;
}
3567 rc = (unsigned short)tmp___0;
3568 unsigned int __CPAchecker_TMP_2 = (unsigned int)(ai->dev->base_addr);
3568 -inb((int)((__CPAchecker_TMP_2 + ((unsigned int)reg)) + 1U))
{
318 unsigned char value;
316 Ignored inline assembler code
316 return value;;
}
3568 rc = (((int)((unsigned short)tmp___1)) << 8U) + ((int)rc);
3570 return rc;;
}
3951 assume(!((((int)tmp) & 16) != 0));
3954 int __CPAchecker_TMP_0 = (int)(pCmd->parm0);
3954 -OUT4500(ai, 2, __CPAchecker_TMP_0)
{
3550 int tmp;
3549 -constant_test_bit(11L, (const volatile unsigned long *)(&(ai->flags)))
{
310 return ((int)(((unsigned long)(*(addr + ((unsigned long)(nr >> 6))))) >> (((int)nr) & 63))) & 1;;
}
3549 assume(!(tmp != 0));
3551 assume(!(do8bitIO == 0));
3554 unsigned int __CPAchecker_TMP_1 = (unsigned int)(ai->dev->base_addr);
3554 -outb((int)((unsigned char)val), (int)(__CPAchecker_TMP_1 + ((unsigned int)reg)))
{
316 Ignored inline assembler code
317 return ;;
}
3555 unsigned int __CPAchecker_TMP_2 = (unsigned int)(ai->dev->base_addr);
3555 -outb((int)((unsigned char)(((int)val) >> 8)), (int)((__CPAchecker_TMP_2 + ((unsigned int)reg)) + 1U))
{
316 Ignored inline assembler code
317 return ;;
}
3557 return ;;
}
3955 int __CPAchecker_TMP_1 = (int)(pCmd->parm1);
3955 -OUT4500(ai, 4, __CPAchecker_TMP_1)
{
3550 int tmp;
3549 -constant_test_bit(11L, (const volatile unsigned long *)(&(ai->flags)))
{
310 return ((int)(((unsigned long)(*(addr + ((unsigned long)(nr >> 6))))) >> (((int)nr) & 63))) & 1;;
}
3549 assume(!(tmp != 0));
3551 assume(!(do8bitIO == 0));
3554 unsigned int __CPAchecker_TMP_1 = (unsigned int)(ai->dev->base_addr);
3554 -outb((int)((unsigned char)val), (int)(__CPAchecker_TMP_1 + ((unsigned int)reg)))
{
316 Ignored inline assembler code
317 return ;;
}
3555 unsigned int __CPAchecker_TMP_2 = (unsigned int)(ai->dev->base_addr);
3555 -outb((int)((unsigned char)(((int)val) >> 8)), (int)((__CPAchecker_TMP_2 + ((unsigned int)reg)) + 1U))
{
316 Ignored inline assembler code
317 return ;;
}
3557 return ;;
}
3956 int __CPAchecker_TMP_2 = (int)(pCmd->parm2);
3956 -OUT4500(ai, 6, __CPAchecker_TMP_2)
{
3550 int tmp;
3549 -constant_test_bit(11L, (const volatile unsigned long *)(&(ai->flags)))
{
310 return ((int)(((unsigned long)(*(addr + ((unsigned long)(nr >> 6))))) >> (((int)nr) & 63))) & 1;;
}
3549 assume(!(tmp != 0));
3551 assume(!(do8bitIO == 0));
3554 unsigned int __CPAchecker_TMP_1 = (unsigned int)(ai->dev->base_addr);
3554 -outb((int)((unsigned char)val), (int)(__CPAchecker_TMP_1 + ((unsigned int)reg)))
{
316 Ignored inline assembler code
317 return ;;
}
3555 unsigned int __CPAchecker_TMP_2 = (unsigned int)(ai->dev->base_addr);
3555 -outb((int)((unsigned char)(((int)val) >> 8)), (int)((__CPAchecker_TMP_2 + ((unsigned int)reg)) + 1U))
{
316 Ignored inline assembler code
317 return ;;
}
3557 return ;;
}
3957 int __CPAchecker_TMP_3 = (int)(pCmd->cmd);
3957 -OUT4500(ai, 0, __CPAchecker_TMP_3)
{
3550 int tmp;
3549 -constant_test_bit(11L, (const volatile unsigned long *)(&(ai->flags)))
{
310 return ((int)(((unsigned long)(*(addr + ((unsigned long)(nr >> 6))))) >> (((int)nr) & 63))) & 1;;
}
3549 assume(!(tmp != 0));
3551 assume(!(do8bitIO == 0));
3554 unsigned int __CPAchecker_TMP_1 = (unsigned int)(ai->dev->base_addr);
3554 -outb((int)((unsigned char)val), (int)(__CPAchecker_TMP_1 + ((unsigned int)reg)))
{
316 Ignored inline assembler code
317 return ;;
}
3555 unsigned int __CPAchecker_TMP_2 = (unsigned int)(ai->dev->base_addr);
3555 -outb((int)((unsigned char)(((int)val) >> 8)), (int)((__CPAchecker_TMP_2 + ((unsigned int)reg)) + 1U))
{
316 Ignored inline assembler code
317 return ;;
}
3557 return ;;
}
3959 goto ldv_55699;
3959 tmp___2 = max_tries;
3959 max_tries = max_tries - 1;
3959 assume(tmp___2 != 0);
3959 -IN4500(ai, 48)
{
3561 unsigned short rc;
3562 int tmp;
3563 unsigned char tmp___0;
3564 unsigned char tmp___1;
3562 -constant_test_bit(11L, (const volatile unsigned long *)(&(ai->flags)))
{
310 return ((int)(((unsigned long)(*(addr + ((unsigned long)(nr >> 6))))) >> (((int)nr) & 63))) & 1;;
}
3562 assume(!(tmp != 0));
3564 assume(!(do8bitIO == 0));
3567 unsigned int __CPAchecker_TMP_1 = (unsigned int)(ai->dev->base_addr);
3567 -inb((int)(__CPAchecker_TMP_1 + ((unsigned int)reg)))
{
318 unsigned char value;
316 Ignored inline assembler code
316 return value;;
}
3567 rc = (unsigned short)tmp___0;
3568 unsigned int __CPAchecker_TMP_2 = (unsigned int)(ai->dev->base_addr);
3568 -inb((int)((__CPAchecker_TMP_2 + ((unsigned int)reg)) + 1U))
{
318 unsigned char value;
316 Ignored inline assembler code
316 return value;;
}
3568 rc = (((int)((unsigned short)tmp___1)) << 8U) + ((int)rc);
3570 return rc;;
}
3959 assume(!((((int)tmp___3) & 16) == 0));
3964 goto ldv_55700;
3967 assume(!(max_tries == -1));
3976 -IN4500(ai, 8)
{
3561 unsigned short rc;
3562 int tmp;
3563 unsigned char tmp___0;
3564 unsigned char tmp___1;
3562 -constant_test_bit(11L, (const volatile unsigned long *)(&(ai->flags)))
{
310 return ((int)(((unsigned long)(*(addr + ((unsigned long)(nr >> 6))))) >> (((int)nr) & 63))) & 1;;
}
3562 assume(!(tmp != 0));
3564 assume(!(do8bitIO == 0));
3567 unsigned int __CPAchecker_TMP_1 = (unsigned int)(ai->dev->base_addr);
3567 -inb((int)(__CPAchecker_TMP_1 + ((unsigned int)reg)))
{
318 unsigned char value;
316 Ignored inline assembler code
316 return value;;
}
3567 rc = (unsigned short)tmp___0;
3568 unsigned int __CPAchecker_TMP_2 = (unsigned int)(ai->dev->base_addr);
3568 -inb((int)((__CPAchecker_TMP_2 + ((unsigned int)reg)) + 1U))
{
318 unsigned char value;
316 Ignored inline assembler code
316 return value;;
}
3568 rc = (((int)((unsigned short)tmp___1)) << 8U) + ((int)rc);
3570 return rc;;
}
3977 -IN4500(ai, 10)
{
3561 unsigned short rc;
3562 int tmp;
3563 unsigned char tmp___0;
3564 unsigned char tmp___1;
3562 -constant_test_bit(11L, (const volatile unsigned long *)(&(ai->flags)))
{
310 return ((int)(((unsigned long)(*(addr + ((unsigned long)(nr >> 6))))) >> (((int)nr) & 63))) & 1;;
}
3562 assume(!(tmp != 0));
3564 assume(!(do8bitIO == 0));
3567 unsigned int __CPAchecker_TMP_1 = (unsigned int)(ai->dev->base_addr);
3567 -inb((int)(__CPAchecker_TMP_1 + ((unsigned int)reg)))
{
318 unsigned char value;
316 Ignored inline assembler code
316 return value;;
}
3567 rc = (unsigned short)tmp___0;
3568 unsigned int __CPAchecker_TMP_2 = (unsigned int)(ai->dev->base_addr);
3568 -inb((int)((__CPAchecker_TMP_2 + ((unsigned int)reg)) + 1U))
{
318 unsigned char value;
316 Ignored inline assembler code
316 return value;;
}
3568 rc = (((int)((unsigned short)tmp___1)) << 8U) + ((int)rc);
3570 return rc;;
}
3978 -IN4500(ai, 12)
{
3561 unsigned short rc;
3562 int tmp;
3563 unsigned char tmp___0;
3564 unsigned char tmp___1;
3562 -constant_test_bit(11L, (const volatile unsigned long *)(&(ai->flags)))
{
310 return ((int)(((unsigned long)(*(addr + ((unsigned long)(nr >> 6))))) >> (((int)nr) & 63))) & 1;;
}
3562 assume(!(tmp != 0));
3564 assume(!(do8bitIO == 0));
3567 unsigned int __CPAchecker_TMP_1 = (unsigned int)(ai->dev->base_addr);
3567 -inb((int)(__CPAchecker_TMP_1 + ((unsigned int)reg)))
{
318 unsigned char value;
316 Ignored inline assembler code
316 return value;;
}
3567 rc = (unsigned short)tmp___0;
3568 unsigned int __CPAchecker_TMP_2 = (unsigned int)(ai->dev->base_addr);
3568 -inb((int)((__CPAchecker_TMP_2 + ((unsigned int)reg)) + 1U))
{
318 unsigned char value;
316 Ignored inline assembler code
316 return value;;
}
3568 rc = (((int)((unsigned short)tmp___1)) << 8U) + ((int)rc);
3570 return rc;;
}
3979 -IN4500(ai, 14)
{
3561 unsigned short rc;
3562 int tmp;
3563 unsigned char tmp___0;
3564 unsigned char tmp___1;
3562 -constant_test_bit(11L, (const volatile unsigned long *)(&(ai->flags)))
{
310 return ((int)(((unsigned long)(*(addr + ((unsigned long)(nr >> 6))))) >> (((int)nr) & 63))) & 1;;
}
3562 assume(!(tmp != 0));
3564 assume(!(do8bitIO == 0));
3567 unsigned int __CPAchecker_TMP_1 = (unsigned int)(ai->dev->base_addr);
3567 -inb((int)(__CPAchecker_TMP_1 + ((unsigned int)reg)))
{
318 unsigned char value;
316 Ignored inline assembler code
316 return value;;
}
3567 rc = (unsigned short)tmp___0;
3568 unsigned int __CPAchecker_TMP_2 = (unsigned int)(ai->dev->base_addr);
3568 -inb((int)((__CPAchecker_TMP_2 + ((unsigned int)reg)) + 1U))
{
318 unsigned char value;
316 Ignored inline assembler code
316 return value;;
}
3568 rc = (((int)((unsigned short)tmp___1)) << 8U) + ((int)rc);
3570 return rc;;
}
3980 int __CPAchecker_TMP_6 = (int)(pRsp->status);
3980 assume(!((__CPAchecker_TMP_6 & 65280) != 0));
3987 -IN4500(ai, 0)
{
3561 unsigned short rc;
3562 int tmp;
3563 unsigned char tmp___0;
3564 unsigned char tmp___1;
3562 -constant_test_bit(11L, (const volatile unsigned long *)(&(ai->flags)))
{
310 return ((int)(((unsigned long)(*(addr + ((unsigned long)(nr >> 6))))) >> (((int)nr) & 63))) & 1;;
}
3562 assume(!(tmp != 0));
3564 assume(!(do8bitIO == 0));
3567 unsigned int __CPAchecker_TMP_1 = (unsigned int)(ai->dev->base_addr);
3567 -inb((int)(__CPAchecker_TMP_1 + ((unsigned int)reg)))
{
318 unsigned char value;
316 Ignored inline assembler code
316 return value;;
}
3567 rc = (unsigned short)tmp___0;
3568 unsigned int __CPAchecker_TMP_2 = (unsigned int)(ai->dev->base_addr);
3568 -inb((int)((__CPAchecker_TMP_2 + ((unsigned int)reg)) + 1U))
{
318 unsigned char value;
316 Ignored inline assembler code
316 return value;;
}
3568 rc = (((int)((unsigned short)tmp___1)) << 8U) + ((int)rc);
3570 return rc;;
}
3987 assume(!(((int)((short)tmp___5)) < 0));
3991 -OUT4500(ai, 52, 16)
{
3550 int tmp;
3549 -constant_test_bit(11L, (const volatile unsigned long *)(&(ai->flags)))
{
310 return ((int)(((unsigned long)(*(addr + ((unsigned long)(nr >> 6))))) >> (((int)nr) & 63))) & 1;;
}
3549 assume(!(tmp != 0));
3551 assume(!(do8bitIO == 0));
3554 unsigned int __CPAchecker_TMP_1 = (unsigned int)(ai->dev->base_addr);
3554 -outb((int)((unsigned char)val), (int)(__CPAchecker_TMP_1 + ((unsigned int)reg)))
{
316 Ignored inline assembler code
317 return ;;
}
3555 unsigned int __CPAchecker_TMP_2 = (unsigned int)(ai->dev->base_addr);
3555 -outb((int)((unsigned char)(((int)val) >> 8)), (int)((__CPAchecker_TMP_2 + ((unsigned int)reg)) + 1U))
{
316 Ignored inline assembler code
317 return ;;
}
3557 return ;;
}
3993 return 0U;;
}
4122 assume(!(((unsigned int)status) != 0U));
4123 assume(!((((int)(rsp.status)) & 32512) != 0));
4126 return 0;;
}
4165 status = (u16 )tmp___1;
4165 assume(!(((unsigned int)status) != 0U));
4169 -bap_setup(ai, (int)rid, 0, 2)
{
4001 int timeout;
4002 int max_tries;
4003 int status;
4004 unsigned short tmp;
4005 int tmp___0;
4006 int tmp___1;
4001 timeout = 50;
4002 max_tries = 3;
4004 -OUT4500(ai, (int)(((unsigned int)((u16 )whichbap)) + 24U), (int)rid)
{
3550 int tmp;
3549 -constant_test_bit(11L, (const volatile unsigned long *)(&(ai->flags)))
{
310 return ((int)(((unsigned long)(*(addr + ((unsigned long)(nr >> 6))))) >> (((int)nr) & 63))) & 1;;
}
3549 assume(!(tmp != 0));
3551 assume(!(do8bitIO == 0));
3554 unsigned int __CPAchecker_TMP_1 = (unsigned int)(ai->dev->base_addr);
3554 -outb((int)((unsigned char)val), (int)(__CPAchecker_TMP_1 + ((unsigned int)reg)))
{
316 Ignored inline assembler code
317 return ;;
}
3555 unsigned int __CPAchecker_TMP_2 = (unsigned int)(ai->dev->base_addr);
3555 -outb((int)((unsigned char)(((int)val) >> 8)), (int)((__CPAchecker_TMP_2 + ((unsigned int)reg)) + 1U))
{
316 Ignored inline assembler code
317 return ;;
}
3557 return ;;
}
4005 -OUT4500(ai, (int)(((unsigned int)((u16 )whichbap)) + 28U), (int)offset)
{
3550 int tmp;
3549 -constant_test_bit(11L, (const volatile unsigned long *)(&(ai->flags)))
{
310 return ((int)(((unsigned long)(*(addr + ((unsigned long)(nr >> 6))))) >> (((int)nr) & 63))) & 1;;
}
3549 assume(!(tmp != 0));
3551 assume(!(do8bitIO == 0));
3554 unsigned int __CPAchecker_TMP_1 = (unsigned int)(ai->dev->base_addr);
3554 -outb((int)((unsigned char)val), (int)(__CPAchecker_TMP_1 + ((unsigned int)reg)))
{
316 Ignored inline assembler code
317 return ;;
}
3555 unsigned int __CPAchecker_TMP_2 = (unsigned int)(ai->dev->base_addr);
3555 -outb((int)((unsigned char)(((int)val) >> 8)), (int)((__CPAchecker_TMP_2 + ((unsigned int)reg)) + 1U))
{
316 Ignored inline assembler code
317 return ;;
}
3557 return ;;
}
4006 ldv_55711:;
4007 -IN4500(ai, (int)(((unsigned int)((u16 )whichbap)) + 28U))
{
3561 unsigned short rc;
3562 int tmp;
3563 unsigned char tmp___0;
3564 unsigned char tmp___1;
3562 -constant_test_bit(11L, (const volatile unsigned long *)(&(ai->flags)))
{
310 return ((int)(((unsigned long)(*(addr + ((unsigned long)(nr >> 6))))) >> (((int)nr) & 63))) & 1;;
}
3562 assume(!(tmp != 0));
3564 assume(!(do8bitIO == 0));
3567 unsigned int __CPAchecker_TMP_1 = (unsigned int)(ai->dev->base_addr);
3567 -inb((int)(__CPAchecker_TMP_1 + ((unsigned int)reg)))
{
318 unsigned char value;
316 Ignored inline assembler code
316 return value;;
}
3567 rc = (unsigned short)tmp___0;
3568 unsigned int __CPAchecker_TMP_2 = (unsigned int)(ai->dev->base_addr);
3568 -inb((int)((__CPAchecker_TMP_2 + ((unsigned int)reg)) + 1U))
{
318 unsigned char value;
316 Ignored inline assembler code
316 return value;;
}
3568 rc = (((int)((unsigned short)tmp___1)) << 8U) + ((int)rc);
3570 return rc;;
}
4007 status = (int)tmp;
4008 assume(!((status & 32768) != 0));
4014 assume(!((status & 16384) != 0));
4019 assume((status & 8192) != 0);
4020 return 0;;
}
4169 assume(!(tmp___2 != 0));
4174 -bap_read(ai, (__le16 *)pBuf, 2, 2)
{
1255 int tmp;
1255 tmp = (*(ai->bap_read))(ai, pu16Dst, bytelen, whichbap);
1255 return tmp;;
}
4176 _min1 = len;
4176 _min2 = (int)(*((__le16 *)pBuf));
4176 int __CPAchecker_TMP_1;
4176 assume(!(_min1 < _min2));
4176 __CPAchecker_TMP_1 = _min2;
4176 len = __CPAchecker_TMP_1 + -2;
4178 assume(!(len <= 2));
4186 -bap_read(ai, ((__le16 *)pBuf) + 1UL, len, 2)
{
1255 int tmp;
1255 tmp = (*(ai->bap_read))(ai, pu16Dst, bytelen, whichbap);
1255 return tmp;;
}
4188 done:;
4189 assume(!(lock != 0));
4191 return rc;;
}
1858 return tmp;;
}
7712 -readStatusRid(local, &status_rid, 0)
{
1848 int tmp;
1848 -PC4500_readrid(ai, 65360, (void *)statr, 136, lock)
{
4134 unsigned short status;
4135 int rc;
4136 int tmp;
4137 struct __anonstruct_Cmd_476 cmd;
4138 struct __anonstruct_Resp_477 rsp;
4139 unsigned short tmp___0;
4140 int tmp___1;
4141 int tmp___2;
4142 int _min1;
4143 int _min2;
4144 int tmp___3;
4134 rc = 0;
4136 assume(!(lock != 0));
4140 -constant_test_bit(11L, (const volatile unsigned long *)(&(ai->flags)))
{
310 return ((int)(((unsigned long)(*(addr + ((unsigned long)(nr >> 6))))) >> (((int)nr) & 63))) & 1;;
}
4140 assume(!(tmp___3 != 0));
4165 -PC4500_accessrid(ai, (int)rid, 33)
{
4114 struct __anonstruct_Cmd_476 cmd;
4115 struct __anonstruct_Resp_477 rsp;
4116 unsigned short status;
4118 __memset((void *)(&cmd), 0, 8UL) { /* Function call is skipped due to function is undefined */}
4119 cmd.cmd = accmd;
4120 cmd.parm0 = rid;
4121 -issuecommand(ai, &cmd, &rsp)
{
3949 int max_tries;
3950 unsigned short tmp;
3951 unsigned short tmp___0;
3952 int tmp___1;
3953 int tmp___2;
3954 unsigned short tmp___3;
3955 unsigned short tmp___4;
3956 unsigned short tmp___5;
3949 max_tries = 600000;
3951 -IN4500(ai, 48)
{
3561 unsigned short rc;
3562 int tmp;
3563 unsigned char tmp___0;
3564 unsigned char tmp___1;
3562 -constant_test_bit(11L, (const volatile unsigned long *)(&(ai->flags)))
{
310 return ((int)(((unsigned long)(*(addr + ((unsigned long)(nr >> 6))))) >> (((int)nr) & 63))) & 1;;
}
3562 assume(!(tmp != 0));
3564 assume(!(do8bitIO == 0));
3567 unsigned int __CPAchecker_TMP_1 = (unsigned int)(ai->dev->base_addr);
3567 -inb((int)(__CPAchecker_TMP_1 + ((unsigned int)reg)))
{
318 unsigned char value;
316 Ignored inline assembler code
316 return value;;
}
3567 rc = (unsigned short)tmp___0;
3568 unsigned int __CPAchecker_TMP_2 = (unsigned int)(ai->dev->base_addr);
3568 -inb((int)((__CPAchecker_TMP_2 + ((unsigned int)reg)) + 1U))
{
318 unsigned char value;
316 Ignored inline assembler code
316 return value;;
}
3568 rc = (((int)((unsigned short)tmp___1)) << 8U) + ((int)rc);
3570 return rc;;
}
3951 assume(!((((int)tmp) & 16) != 0));
3954 int __CPAchecker_TMP_0 = (int)(pCmd->parm0);
3954 -OUT4500(ai, 2, __CPAchecker_TMP_0)
{
3550 int tmp;
3549 -constant_test_bit(11L, (const volatile unsigned long *)(&(ai->flags)))
{
310 return ((int)(((unsigned long)(*(addr + ((unsigned long)(nr >> 6))))) >> (((int)nr) & 63))) & 1;;
}
3549 assume(!(tmp != 0));
3551 assume(!(do8bitIO == 0));
3554 unsigned int __CPAchecker_TMP_1 = (unsigned int)(ai->dev->base_addr);
3554 -outb((int)((unsigned char)val), (int)(__CPAchecker_TMP_1 + ((unsigned int)reg)))
{
316 Ignored inline assembler code
317 return ;;
}
3555 unsigned int __CPAchecker_TMP_2 = (unsigned int)(ai->dev->base_addr);
3555 -outb((int)((unsigned char)(((int)val) >> 8)), (int)((__CPAchecker_TMP_2 + ((unsigned int)reg)) + 1U))
{
316 Ignored inline assembler code
317 return ;;
}
3557 return ;;
}
3955 int __CPAchecker_TMP_1 = (int)(pCmd->parm1);
3955 -OUT4500(ai, 4, __CPAchecker_TMP_1)
{
3550 int tmp;
3549 -constant_test_bit(11L, (const volatile unsigned long *)(&(ai->flags)))
{
310 return ((int)(((unsigned long)(*(addr + ((unsigned long)(nr >> 6))))) >> (((int)nr) & 63))) & 1;;
}
3549 assume(!(tmp != 0));
3551 assume(!(do8bitIO == 0));
3554 unsigned int __CPAchecker_TMP_1 = (unsigned int)(ai->dev->base_addr);
3554 -outb((int)((unsigned char)val), (int)(__CPAchecker_TMP_1 + ((unsigned int)reg)))
{
316 Ignored inline assembler code
317 return ;;
}
3555 unsigned int __CPAchecker_TMP_2 = (unsigned int)(ai->dev->base_addr);
3555 -outb((int)((unsigned char)(((int)val) >> 8)), (int)((__CPAchecker_TMP_2 + ((unsigned int)reg)) + 1U))
{
316 Ignored inline assembler code
317 return ;;
}
3557 return ;;
}
3956 int __CPAchecker_TMP_2 = (int)(pCmd->parm2);
3956 -OUT4500(ai, 6, __CPAchecker_TMP_2)
{
3550 int tmp;
3549 -constant_test_bit(11L, (const volatile unsigned long *)(&(ai->flags)))
{
310 return ((int)(((unsigned long)(*(addr + ((unsigned long)(nr >> 6))))) >> (((int)nr) & 63))) & 1;;
}
3549 assume(!(tmp != 0));
3551 assume(!(do8bitIO == 0));
3554 unsigned int __CPAchecker_TMP_1 = (unsigned int)(ai->dev->base_addr);
3554 -outb((int)((unsigned char)val), (int)(__CPAchecker_TMP_1 + ((unsigned int)reg)))
{
316 Ignored inline assembler code
317 return ;;
}
3555 unsigned int __CPAchecker_TMP_2 = (unsigned int)(ai->dev->base_addr);
3555 -outb((int)((unsigned char)(((int)val) >> 8)), (int)((__CPAchecker_TMP_2 + ((unsigned int)reg)) + 1U))
{
316 Ignored inline assembler code
317 return ;;
}
3557 return ;;
}
3957 int __CPAchecker_TMP_3 = (int)(pCmd->cmd);
3957 -OUT4500(ai, 0, __CPAchecker_TMP_3)
{
3550 int tmp;
3549 -constant_test_bit(11L, (const volatile unsigned long *)(&(ai->flags)))
{
310 return ((int)(((unsigned long)(*(addr + ((unsigned long)(nr >> 6))))) >> (((int)nr) & 63))) & 1;;
}
3549 assume(!(tmp != 0));
3551 assume(!(do8bitIO == 0));
3554 unsigned int __CPAchecker_TMP_1 = (unsigned int)(ai->dev->base_addr);
3554 -outb((int)((unsigned char)val), (int)(__CPAchecker_TMP_1 + ((unsigned int)reg)))
{
316 Ignored inline assembler code
317 return ;;
}
3555 unsigned int __CPAchecker_TMP_2 = (unsigned int)(ai->dev->base_addr);
3555 -outb((int)((unsigned char)(((int)val) >> 8)), (int)((__CPAchecker_TMP_2 + ((unsigned int)reg)) + 1U))
{
316 Ignored inline assembler code
317 return ;;
}
3557 return ;;
}
3959 goto ldv_55699;
3959 tmp___2 = max_tries;
3959 max_tries = max_tries - 1;
3959 assume(tmp___2 != 0);
3959 -IN4500(ai, 48)
{
3561 unsigned short rc;
3562 int tmp;
3563 unsigned char tmp___0;
3564 unsigned char tmp___1;
3562 -constant_test_bit(11L, (const volatile unsigned long *)(&(ai->flags)))
{
310 return ((int)(((unsigned long)(*(addr + ((unsigned long)(nr >> 6))))) >> (((int)nr) & 63))) & 1;;
}
3562 assume(!(tmp != 0));
3564 assume(!(do8bitIO == 0));
3567 unsigned int __CPAchecker_TMP_1 = (unsigned int)(ai->dev->base_addr);
3567 -inb((int)(__CPAchecker_TMP_1 + ((unsigned int)reg)))
{
318 unsigned char value;
316 Ignored inline assembler code
316 return value;;
}
3567 rc = (unsigned short)tmp___0;
3568 unsigned int __CPAchecker_TMP_2 = (unsigned int)(ai->dev->base_addr);
3568 -inb((int)((__CPAchecker_TMP_2 + ((unsigned int)reg)) + 1U))
{
318 unsigned char value;
316 Ignored inline assembler code
316 return value;;
}
3568 rc = (((int)((unsigned short)tmp___1)) << 8U) + ((int)rc);
3570 return rc;;
}
3959 assume(!((((int)tmp___3) & 16) == 0));
3964 goto ldv_55700;
3967 assume(!(max_tries == -1));
3976 -IN4500(ai, 8)
{
3561 unsigned short rc;
3562 int tmp;
3563 unsigned char tmp___0;
3564 unsigned char tmp___1;
3562 -constant_test_bit(11L, (const volatile unsigned long *)(&(ai->flags)))
{
310 return ((int)(((unsigned long)(*(addr + ((unsigned long)(nr >> 6))))) >> (((int)nr) & 63))) & 1;;
}
3562 assume(!(tmp != 0));
3564 assume(!(do8bitIO == 0));
3567 unsigned int __CPAchecker_TMP_1 = (unsigned int)(ai->dev->base_addr);
3567 -inb((int)(__CPAchecker_TMP_1 + ((unsigned int)reg)))
{
318 unsigned char value;
316 Ignored inline assembler code
316 return value;;
}
3567 rc = (unsigned short)tmp___0;
3568 unsigned int __CPAchecker_TMP_2 = (unsigned int)(ai->dev->base_addr);
3568 -inb((int)((__CPAchecker_TMP_2 + ((unsigned int)reg)) + 1U))
{
318 unsigned char value;
316 Ignored inline assembler code
316 return value;;
}
3568 rc = (((int)((unsigned short)tmp___1)) << 8U) + ((int)rc);
3570 return rc;;
}
3977 -IN4500(ai, 10)
{
3561 unsigned short rc;
3562 int tmp;
3563 unsigned char tmp___0;
3564 unsigned char tmp___1;
3562 -constant_test_bit(11L, (const volatile unsigned long *)(&(ai->flags)))
{
310 return ((int)(((unsigned long)(*(addr + ((unsigned long)(nr >> 6))))) >> (((int)nr) & 63))) & 1;;
}
3562 assume(!(tmp != 0));
3564 assume(!(do8bitIO == 0));
3567 unsigned int __CPAchecker_TMP_1 = (unsigned int)(ai->dev->base_addr);
3567 -inb((int)(__CPAchecker_TMP_1 + ((unsigned int)reg)))
{
318 unsigned char value;
316 Ignored inline assembler code
316 return value;;
}
3567 rc = (unsigned short)tmp___0;
3568 unsigned int __CPAchecker_TMP_2 = (unsigned int)(ai->dev->base_addr);
3568 -inb((int)((__CPAchecker_TMP_2 + ((unsigned int)reg)) + 1U))
{
318 unsigned char value;
316 Ignored inline assembler code
316 return value;;
}
3568 rc = (((int)((unsigned short)tmp___1)) << 8U) + ((int)rc);
3570 return rc;;
}
3978 -IN4500(ai, 12)
{
3561 unsigned short rc;
3562 int tmp;
3563 unsigned char tmp___0;
3564 unsigned char tmp___1;
3562 -constant_test_bit(11L, (const volatile unsigned long *)(&(ai->flags)))
{
310 return ((int)(((unsigned long)(*(addr + ((unsigned long)(nr >> 6))))) >> (((int)nr) & 63))) & 1;;
}
3562 assume(!(tmp != 0));
3564 assume(!(do8bitIO == 0));
3567 unsigned int __CPAchecker_TMP_1 = (unsigned int)(ai->dev->base_addr);
3567 -inb((int)(__CPAchecker_TMP_1 + ((unsigned int)reg)))
{
318 unsigned char value;
316 Ignored inline assembler code
316 return value;;
}
3567 rc = (unsigned short)tmp___0;
3568 unsigned int __CPAchecker_TMP_2 = (unsigned int)(ai->dev->base_addr);
3568 -inb((int)((__CPAchecker_TMP_2 + ((unsigned int)reg)) + 1U))
{
318 unsigned char value;
316 Ignored inline assembler code
316 return value;;
}
3568 rc = (((int)((unsigned short)tmp___1)) << 8U) + ((int)rc);
3570 return rc;;
}
3979 -IN4500(ai, 14)
{
3561 unsigned short rc;
3562 int tmp;
3563 unsigned char tmp___0;
3564 unsigned char tmp___1;
3562 -constant_test_bit(11L, (const volatile unsigned long *)(&(ai->flags)))
{
310 return ((int)(((unsigned long)(*(addr + ((unsigned long)(nr >> 6))))) >> (((int)nr) & 63))) & 1;;
}
3562 assume(!(tmp != 0));
3564 assume(!(do8bitIO == 0));
3567 unsigned int __CPAchecker_TMP_1 = (unsigned int)(ai->dev->base_addr);
3567 -inb((int)(__CPAchecker_TMP_1 + ((unsigned int)reg)))
{
318 unsigned char value;
316 Ignored inline assembler code
316 return value;;
}
3567 rc = (unsigned short)tmp___0;
3568 unsigned int __CPAchecker_TMP_2 = (unsigned int)(ai->dev->base_addr);
3568 -inb((int)((__CPAchecker_TMP_2 + ((unsigned int)reg)) + 1U))
{
318 unsigned char value;
316 Ignored inline assembler code
316 return value;;
}
3568 rc = (((int)((unsigned short)tmp___1)) << 8U) + ((int)rc);
3570 return rc;;
}
3980 int __CPAchecker_TMP_6 = (int)(pRsp->status);
3980 assume(!((__CPAchecker_TMP_6 & 65280) != 0));
3987 -IN4500(ai, 0)
{
3561 unsigned short rc;
3562 int tmp;
3563 unsigned char tmp___0;
3564 unsigned char tmp___1;
3562 -constant_test_bit(11L, (const volatile unsigned long *)(&(ai->flags)))
{
310 return ((int)(((unsigned long)(*(addr + ((unsigned long)(nr >> 6))))) >> (((int)nr) & 63))) & 1;;
}
3562 assume(!(tmp != 0));
3564 assume(!(do8bitIO == 0));
3567 unsigned int __CPAchecker_TMP_1 = (unsigned int)(ai->dev->base_addr);
3567 -inb((int)(__CPAchecker_TMP_1 + ((unsigned int)reg)))
{
318 unsigned char value;
316 Ignored inline assembler code
316 return value;;
}
3567 rc = (unsigned short)tmp___0;
3568 unsigned int __CPAchecker_TMP_2 = (unsigned int)(ai->dev->base_addr);
3568 -inb((int)((__CPAchecker_TMP_2 + ((unsigned int)reg)) + 1U))
{
318 unsigned char value;
316 Ignored inline assembler code
316 return value;;
}
3568 rc = (((int)((unsigned short)tmp___1)) << 8U) + ((int)rc);
3570 return rc;;
}
3987 assume(!(((int)((short)tmp___5)) < 0));
3991 -OUT4500(ai, 52, 16)
{
3550 int tmp;
3549 -constant_test_bit(11L, (const volatile unsigned long *)(&(ai->flags)))
{
310 return ((int)(((unsigned long)(*(addr + ((unsigned long)(nr >> 6))))) >> (((int)nr) & 63))) & 1;;
}
3549 assume(!(tmp != 0));
3551 assume(!(do8bitIO == 0));
3554 unsigned int __CPAchecker_TMP_1 = (unsigned int)(ai->dev->base_addr);
3554 -outb((int)((unsigned char)val), (int)(__CPAchecker_TMP_1 + ((unsigned int)reg)))
{
316 Ignored inline assembler code
317 return ;;
}
3555 unsigned int __CPAchecker_TMP_2 = (unsigned int)(ai->dev->base_addr);
3555 -outb((int)((unsigned char)(((int)val) >> 8)), (int)((__CPAchecker_TMP_2 + ((unsigned int)reg)) + 1U))
{
316 Ignored inline assembler code
317 return ;;
}
3557 return ;;
}
3993 return 0U;;
}
4122 assume(!(((unsigned int)status) != 0U));
4123 assume(!((((int)(rsp.status)) & 32512) != 0));
4126 return 0;;
}
4165 status = (u16 )tmp___1;
4165 assume(!(((unsigned int)status) != 0U));
4169 -bap_setup(ai, (int)rid, 0, 2)
{
4001 int timeout;
4002 int max_tries;
4003 int status;
4004 unsigned short tmp;
4005 int tmp___0;
4006 int tmp___1;
4001 timeout = 50;
4002 max_tries = 3;
4004 -OUT4500(ai, (int)(((unsigned int)((u16 )whichbap)) + 24U), (int)rid)
{
3550 int tmp;
3549 -constant_test_bit(11L, (const volatile unsigned long *)(&(ai->flags)))
{
310 return ((int)(((unsigned long)(*(addr + ((unsigned long)(nr >> 6))))) >> (((int)nr) & 63))) & 1;;
}
3549 assume(!(tmp != 0));
3551 assume(!(do8bitIO == 0));
3554 unsigned int __CPAchecker_TMP_1 = (unsigned int)(ai->dev->base_addr);
3554 -outb((int)((unsigned char)val), (int)(__CPAchecker_TMP_1 + ((unsigned int)reg)))
{
316 Ignored inline assembler code
317 return ;;
}
3555 unsigned int __CPAchecker_TMP_2 = (unsigned int)(ai->dev->base_addr);
3555 -outb((int)((unsigned char)(((int)val) >> 8)), (int)((__CPAchecker_TMP_2 + ((unsigned int)reg)) + 1U))
{
316 Ignored inline assembler code
317 return ;;
}
3557 return ;;
}
4005 -OUT4500(ai, (int)(((unsigned int)((u16 )whichbap)) + 28U), (int)offset)
{
3550 int tmp;
3549 -constant_test_bit(11L, (const volatile unsigned long *)(&(ai->flags)))
{
310 return ((int)(((unsigned long)(*(addr + ((unsigned long)(nr >> 6))))) >> (((int)nr) & 63))) & 1;;
}
3549 assume(!(tmp != 0));
3551 assume(!(do8bitIO == 0));
3554 unsigned int __CPAchecker_TMP_1 = (unsigned int)(ai->dev->base_addr);
3554 -outb((int)((unsigned char)val), (int)(__CPAchecker_TMP_1 + ((unsigned int)reg)))
{
316 Ignored inline assembler code
317 return ;;
}
3555 unsigned int __CPAchecker_TMP_2 = (unsigned int)(ai->dev->base_addr);
3555 -outb((int)((unsigned char)(((int)val) >> 8)), (int)((__CPAchecker_TMP_2 + ((unsigned int)reg)) + 1U))
{
316 Ignored inline assembler code
317 return ;;
}
3557 return ;;
}
4006 ldv_55711:;
4007 -IN4500(ai, (int)(((unsigned int)((u16 )whichbap)) + 28U))
{
3561 unsigned short rc;
3562 int tmp;
3563 unsigned char tmp___0;
3564 unsigned char tmp___1;
3562 -constant_test_bit(11L, (const volatile unsigned long *)(&(ai->flags)))
{
310 return ((int)(((unsigned long)(*(addr + ((unsigned long)(nr >> 6))))) >> (((int)nr) & 63))) & 1;;
}
3562 assume(!(tmp != 0));
3564 assume(!(do8bitIO == 0));
3567 unsigned int __CPAchecker_TMP_1 = (unsigned int)(ai->dev->base_addr);
3567 -inb((int)(__CPAchecker_TMP_1 + ((unsigned int)reg)))
{
318 unsigned char value;
316 Ignored inline assembler code
316 return value;;
}
3567 rc = (unsigned short)tmp___0;
3568 unsigned int __CPAchecker_TMP_2 = (unsigned int)(ai->dev->base_addr);
3568 -inb((int)((__CPAchecker_TMP_2 + ((unsigned int)reg)) + 1U))
{
318 unsigned char value;
316 Ignored inline assembler code
316 return value;;
}
3568 rc = (((int)((unsigned short)tmp___1)) << 8U) + ((int)rc);
3570 return rc;;
}
4007 status = (int)tmp;
4008 assume(!((status & 32768) != 0));
4014 assume(!((status & 16384) != 0));
4019 assume((status & 8192) != 0);
4020 return 0;;
}
4169 assume(!(tmp___2 != 0));
4174 -bap_read(ai, (__le16 *)pBuf, 2, 2)
{
1255 int tmp;
1255 tmp = (*(ai->bap_read))(ai, pu16Dst, bytelen, whichbap);
1255 return tmp;;
}
4176 _min1 = len;
4176 _min2 = (int)(*((__le16 *)pBuf));
4176 int __CPAchecker_TMP_1;
4176 assume(!(_min1 < _min2));
4176 __CPAchecker_TMP_1 = _min2;
4176 len = __CPAchecker_TMP_1 + -2;
4178 assume(!(len <= 2));
4186 -bap_read(ai, ((__le16 *)pBuf) + 1UL, len, 2)
{
1255 int tmp;
1255 tmp = (*(ai->bap_read))(ai, pu16Dst, bytelen, whichbap);
1255 return tmp;;
}
4188 done:;
4189 assume(!(lock != 0));
4191 return rc;;
}
1848 return tmp;;
}
7713 -readStatsRid(local, &stats_rid, 65384, 0)
{
1863 int tmp;
1863 -PC4500_readrid(ai, (int)((u16 )rid), (void *)sr, 404, lock)
{
4134 unsigned short status;
4135 int rc;
4136 int tmp;
4137 struct __anonstruct_Cmd_476 cmd;
4138 struct __anonstruct_Resp_477 rsp;
4139 unsigned short tmp___0;
4140 int tmp___1;
4141 int tmp___2;
4142 int _min1;
4143 int _min2;
4144 int tmp___3;
4134 rc = 0;
4136 assume(!(lock != 0));
4140 -constant_test_bit(11L, (const volatile unsigned long *)(&(ai->flags)))
{
310 return ((int)(((unsigned long)(*(addr + ((unsigned long)(nr >> 6))))) >> (((int)nr) & 63))) & 1;;
}
4140 assume(!(tmp___3 != 0));
4165 -PC4500_accessrid(ai, (int)rid, 33)
{
4114 struct __anonstruct_Cmd_476 cmd;
4115 struct __anonstruct_Resp_477 rsp;
4116 unsigned short status;
4118 __memset((void *)(&cmd), 0, 8UL) { /* Function call is skipped due to function is undefined */}
4119 cmd.cmd = accmd;
4120 cmd.parm0 = rid;
4121 -issuecommand(ai, &cmd, &rsp)
{
3949 int max_tries;
3950 unsigned short tmp;
3951 unsigned short tmp___0;
3952 int tmp___1;
3953 int tmp___2;
3954 unsigned short tmp___3;
3955 unsigned short tmp___4;
3956 unsigned short tmp___5;
3949 max_tries = 600000;
3951 -IN4500(ai, 48)
{
3561 unsigned short rc;
3562 int tmp;
3563 unsigned char tmp___0;
3564 unsigned char tmp___1;
3562 -constant_test_bit(11L, (const volatile unsigned long *)(&(ai->flags)))
{
310 return ((int)(((unsigned long)(*(addr + ((unsigned long)(nr >> 6))))) >> (((int)nr) & 63))) & 1;;
}
3562 assume(!(tmp != 0));
3564 assume(!(do8bitIO == 0));
3567 unsigned int __CPAchecker_TMP_1 = (unsigned int)(ai->dev->base_addr);
3567 -inb((int)(__CPAchecker_TMP_1 + ((unsigned int)reg)))
{
318 unsigned char value;
316 Ignored inline assembler code
316 return value;;
}
3567 rc = (unsigned short)tmp___0;
3568 unsigned int __CPAchecker_TMP_2 = (unsigned int)(ai->dev->base_addr);
3568 -inb((int)((__CPAchecker_TMP_2 + ((unsigned int)reg)) + 1U))
{
318 unsigned char value;
316 Ignored inline assembler code
316 return value;;
}
3568 rc = (((int)((unsigned short)tmp___1)) << 8U) + ((int)rc);
3570 return rc;;
}
3951 assume(!((((int)tmp) & 16) != 0));
3954 int __CPAchecker_TMP_0 = (int)(pCmd->parm0);
3954 -OUT4500(ai, 2, __CPAchecker_TMP_0)
{
3550 int tmp;
3549 -constant_test_bit(11L, (const volatile unsigned long *)(&(ai->flags)))
{
310 return ((int)(((unsigned long)(*(addr + ((unsigned long)(nr >> 6))))) >> (((int)nr) & 63))) & 1;;
}
3549 assume(!(tmp != 0));
3551 assume(!(do8bitIO == 0));
3554 unsigned int __CPAchecker_TMP_1 = (unsigned int)(ai->dev->base_addr);
3554 -outb((int)((unsigned char)val), (int)(__CPAchecker_TMP_1 + ((unsigned int)reg)))
{
316 Ignored inline assembler code
317 return ;;
}
3555 unsigned int __CPAchecker_TMP_2 = (unsigned int)(ai->dev->base_addr);
3555 -outb((int)((unsigned char)(((int)val) >> 8)), (int)((__CPAchecker_TMP_2 + ((unsigned int)reg)) + 1U))
{
316 Ignored inline assembler code
317 return ;;
}
3557 return ;;
}
3955 int __CPAchecker_TMP_1 = (int)(pCmd->parm1);
3955 -OUT4500(ai, 4, __CPAchecker_TMP_1)
{
3550 int tmp;
3549 -constant_test_bit(11L, (const volatile unsigned long *)(&(ai->flags)))
{
310 return ((int)(((unsigned long)(*(addr + ((unsigned long)(nr >> 6))))) >> (((int)nr) & 63))) & 1;;
}
3549 assume(!(tmp != 0));
3551 assume(!(do8bitIO == 0));
3554 unsigned int __CPAchecker_TMP_1 = (unsigned int)(ai->dev->base_addr);
3554 -outb((int)((unsigned char)val), (int)(__CPAchecker_TMP_1 + ((unsigned int)reg)))
{
316 Ignored inline assembler code
317 return ;;
}
3555 unsigned int __CPAchecker_TMP_2 = (unsigned int)(ai->dev->base_addr);
3555 -outb((int)((unsigned char)(((int)val) >> 8)), (int)((__CPAchecker_TMP_2 + ((unsigned int)reg)) + 1U))
{
316 Ignored inline assembler code
317 return ;;
}
3557 return ;;
}
3956 int __CPAchecker_TMP_2 = (int)(pCmd->parm2);
3956 -OUT4500(ai, 6, __CPAchecker_TMP_2)
{
3550 int tmp;
3549 -constant_test_bit(11L, (const volatile unsigned long *)(&(ai->flags)))
{
310 return ((int)(((unsigned long)(*(addr + ((unsigned long)(nr >> 6))))) >> (((int)nr) & 63))) & 1;;
}
3549 assume(!(tmp != 0));
3551 assume(!(do8bitIO == 0));
3554 unsigned int __CPAchecker_TMP_1 = (unsigned int)(ai->dev->base_addr);
3554 -outb((int)((unsigned char)val), (int)(__CPAchecker_TMP_1 + ((unsigned int)reg)))
{
316 Ignored inline assembler code
317 return ;;
}
3555 unsigned int __CPAchecker_TMP_2 = (unsigned int)(ai->dev->base_addr);
3555 -outb((int)((unsigned char)(((int)val) >> 8)), (int)((__CPAchecker_TMP_2 + ((unsigned int)reg)) + 1U))
{
316 Ignored inline assembler code
317 return ;;
}
3557 return ;;
}
3957 int __CPAchecker_TMP_3 = (int)(pCmd->cmd);
3957 -OUT4500(ai, 0, __CPAchecker_TMP_3)
{
3550 int tmp;
3549 -constant_test_bit(11L, (const volatile unsigned long *)(&(ai->flags)))
{
310 return ((int)(((unsigned long)(*(addr + ((unsigned long)(nr >> 6))))) >> (((int)nr) & 63))) & 1;;
}
3549 assume(!(tmp != 0));
3551 assume(!(do8bitIO == 0));
3554 unsigned int __CPAchecker_TMP_1 = (unsigned int)(ai->dev->base_addr);
3554 -outb((int)((unsigned char)val), (int)(__CPAchecker_TMP_1 + ((unsigned int)reg)))
{
316 Ignored inline assembler code
317 return ;;
}
3555 unsigned int __CPAchecker_TMP_2 = (unsigned int)(ai->dev->base_addr);
3555 -outb((int)((unsigned char)(((int)val) >> 8)), (int)((__CPAchecker_TMP_2 + ((unsigned int)reg)) + 1U))
{
316 Ignored inline assembler code
317 return ;;
}
3557 return ;;
}
3959 goto ldv_55699;
3959 tmp___2 = max_tries;
3959 max_tries = max_tries - 1;
3959 assume(tmp___2 != 0);
3959 -IN4500(ai, 48)
{
3561 unsigned short rc;
3562 int tmp;
3563 unsigned char tmp___0;
3564 unsigned char tmp___1;
3562 -constant_test_bit(11L, (const volatile unsigned long *)(&(ai->flags)))
{
310 return ((int)(((unsigned long)(*(addr + ((unsigned long)(nr >> 6))))) >> (((int)nr) & 63))) & 1;;
}
3562 assume(!(tmp != 0));
3564 assume(!(do8bitIO == 0));
3567 unsigned int __CPAchecker_TMP_1 = (unsigned int)(ai->dev->base_addr);
3567 -inb((int)(__CPAchecker_TMP_1 + ((unsigned int)reg)))
{
318 unsigned char value;
316 Ignored inline assembler code
316 return value;;
}
3567 rc = (unsigned short)tmp___0;
3568 unsigned int __CPAchecker_TMP_2 = (unsigned int)(ai->dev->base_addr);
3568 -inb((int)((__CPAchecker_TMP_2 + ((unsigned int)reg)) + 1U))
{
318 unsigned char value;
316 Ignored inline assembler code
316 return value;;
}
3568 rc = (((int)((unsigned short)tmp___1)) << 8U) + ((int)rc);
3570 return rc;;
}
3959 assume(!((((int)tmp___3) & 16) == 0));
3964 goto ldv_55700;
3967 assume(!(max_tries == -1));
3976 -IN4500(ai, 8)
{
3561 unsigned short rc;
3562 int tmp;
3563 unsigned char tmp___0;
3564 unsigned char tmp___1;
3562 -constant_test_bit(11L, (const volatile unsigned long *)(&(ai->flags)))
{
310 return ((int)(((unsigned long)(*(addr + ((unsigned long)(nr >> 6))))) >> (((int)nr) & 63))) & 1;;
}
3562 assume(!(tmp != 0));
3564 assume(!(do8bitIO == 0));
3567 unsigned int __CPAchecker_TMP_1 = (unsigned int)(ai->dev->base_addr);
3567 -inb((int)(__CPAchecker_TMP_1 + ((unsigned int)reg)))
{
318 unsigned char value;
316 Ignored inline assembler code
316 return value;;
}
3567 rc = (unsigned short)tmp___0;
3568 unsigned int __CPAchecker_TMP_2 = (unsigned int)(ai->dev->base_addr);
3568 -inb((int)((__CPAchecker_TMP_2 + ((unsigned int)reg)) + 1U))
{
318 unsigned char value;
316 Ignored inline assembler code
316 return value;;
}
3568 rc = (((int)((unsigned short)tmp___1)) << 8U) + ((int)rc);
3570 return rc;;
}
3977 -IN4500(ai, 10)
{
3561 unsigned short rc;
3562 int tmp;
3563 unsigned char tmp___0;
3564 unsigned char tmp___1;
3562 -constant_test_bit(11L, (const volatile unsigned long *)(&(ai->flags)))
{
310 return ((int)(((unsigned long)(*(addr + ((unsigned long)(nr >> 6))))) >> (((int)nr) & 63))) & 1;;
}
3562 assume(!(tmp != 0));
3564 assume(!(do8bitIO == 0));
3567 unsigned int __CPAchecker_TMP_1 = (unsigned int)(ai->dev->base_addr);
3567 -inb((int)(__CPAchecker_TMP_1 + ((unsigned int)reg)))
{
318 unsigned char value;
316 Ignored inline assembler code
316 return value;;
}
3567 rc = (unsigned short)tmp___0;
3568 unsigned int __CPAchecker_TMP_2 = (unsigned int)(ai->dev->base_addr);
3568 -inb((int)((__CPAchecker_TMP_2 + ((unsigned int)reg)) + 1U))
{
318 unsigned char value;
316 Ignored inline assembler code
316 return value;;
}
3568 rc = (((int)((unsigned short)tmp___1)) << 8U) + ((int)rc);
3570 return rc;;
}
3978 -IN4500(ai, 12)
{
3561 unsigned short rc;
3562 int tmp;
3563 unsigned char tmp___0;
3564 unsigned char tmp___1;
3562 -constant_test_bit(11L, (const volatile unsigned long *)(&(ai->flags)))
{
310 return ((int)(((unsigned long)(*(addr + ((unsigned long)(nr >> 6))))) >> (((int)nr) & 63))) & 1;;
}
3562 assume(!(tmp != 0));
3564 assume(!(do8bitIO == 0));
3567 unsigned int __CPAchecker_TMP_1 = (unsigned int)(ai->dev->base_addr);
3567 -inb((int)(__CPAchecker_TMP_1 + ((unsigned int)reg)))
{
318 unsigned char value;
316 Ignored inline assembler code
316 return value;;
}
3567 rc = (unsigned short)tmp___0;
3568 unsigned int __CPAchecker_TMP_2 = (unsigned int)(ai->dev->base_addr);
3568 -inb((int)((__CPAchecker_TMP_2 + ((unsigned int)reg)) + 1U))
{
318 unsigned char value;
316 Ignored inline assembler code
316 return value;;
}
3568 rc = (((int)((unsigned short)tmp___1)) << 8U) + ((int)rc);
3570 return rc;;
}
3979 -IN4500(ai, 14)
{
3561 unsigned short rc;
3562 int tmp;
3563 unsigned char tmp___0;
3564 unsigned char tmp___1;
3562 -constant_test_bit(11L, (const volatile unsigned long *)(&(ai->flags)))
{
310 return ((int)(((unsigned long)(*(addr + ((unsigned long)(nr >> 6))))) >> (((int)nr) & 63))) & 1;;
}
3562 assume(!(tmp != 0));
3564 assume(!(do8bitIO == 0));
3567 unsigned int __CPAchecker_TMP_1 = (unsigned int)(ai->dev->base_addr);
3567 -inb((int)(__CPAchecker_TMP_1 + ((unsigned int)reg)))
{
318 unsigned char value;
316 Ignored inline assembler code
316 return value;;
}
3567 rc = (unsigned short)tmp___0;
3568 unsigned int __CPAchecker_TMP_2 = (unsigned int)(ai->dev->base_addr);
3568 -inb((int)((__CPAchecker_TMP_2 + ((unsigned int)reg)) + 1U))
{
318 unsigned char value;
316 Ignored inline assembler code
316 return value;;
}
3568 rc = (((int)((unsigned short)tmp___1)) << 8U) + ((int)rc);
3570 return rc;;
}
3980 int __CPAchecker_TMP_6 = (int)(pRsp->status);
3980 assume(!((__CPAchecker_TMP_6 & 65280) != 0));
3987 -IN4500(ai, 0)
{
3561 unsigned short rc;
3562 int tmp;
3563 unsigned char tmp___0;
3564 unsigned char tmp___1;
3562 -constant_test_bit(11L, (const volatile unsigned long *)(&(ai->flags)))
{
310 return ((int)(((unsigned long)(*(addr + ((unsigned long)(nr >> 6))))) >> (((int)nr) & 63))) & 1;;
}
3562 assume(!(tmp != 0));
3564 assume(!(do8bitIO == 0));
3567 unsigned int __CPAchecker_TMP_1 = (unsigned int)(ai->dev->base_addr);
3567 -inb((int)(__CPAchecker_TMP_1 + ((unsigned int)reg)))
{
318 unsigned char value;
316 Ignored inline assembler code
316 return value;;
}
3567 rc = (unsigned short)tmp___0;
3568 unsigned int __CPAchecker_TMP_2 = (unsigned int)(ai->dev->base_addr);
3568 -inb((int)((__CPAchecker_TMP_2 + ((unsigned int)reg)) + 1U))
{
318 unsigned char value;
316 Ignored inline assembler code
316 return value;;
}
3568 rc = (((int)((unsigned short)tmp___1)) << 8U) + ((int)rc);
3570 return rc;;
}
3987 assume(!(((int)((short)tmp___5)) < 0));
3991 -OUT4500(ai, 52, 16)
{
3550 int tmp;
3549 -constant_test_bit(11L, (const volatile unsigned long *)(&(ai->flags)))
{
310 return ((int)(((unsigned long)(*(addr + ((unsigned long)(nr >> 6))))) >> (((int)nr) & 63))) & 1;;
}
3549 assume(!(tmp != 0));
3551 assume(!(do8bitIO == 0));
3554 unsigned int __CPAchecker_TMP_1 = (unsigned int)(ai->dev->base_addr);
3554 -outb((int)((unsigned char)val), (int)(__CPAchecker_TMP_1 + ((unsigned int)reg)))
{
316 Ignored inline assembler code
317 return ;;
}
3555 unsigned int __CPAchecker_TMP_2 = (unsigned int)(ai->dev->base_addr);
3555 -outb((int)((unsigned char)(((int)val) >> 8)), (int)((__CPAchecker_TMP_2 + ((unsigned int)reg)) + 1U))
{
316 Ignored inline assembler code
317 return ;;
}
3557 return ;;
}
3993 return 0U;;
}
4122 assume(!(((unsigned int)status) != 0U));
4123 assume(!((((int)(rsp.status)) & 32512) != 0));
4126 return 0;;
}
4165 status = (u16 )tmp___1;
4165 assume(!(((unsigned int)status) != 0U));
4169 -bap_setup(ai, (int)rid, 0, 2)
{
4001 int timeout;
4002 int max_tries;
4003 int status;
4004 unsigned short tmp;
4005 int tmp___0;
4006 int tmp___1;
4001 timeout = 50;
4002 max_tries = 3;
4004 -OUT4500(ai, (int)(((unsigned int)((u16 )whichbap)) + 24U), (int)rid)
{
3550 int tmp;
3549 -constant_test_bit(11L, (const volatile unsigned long *)(&(ai->flags)))
{
310 return ((int)(((unsigned long)(*(addr + ((unsigned long)(nr >> 6))))) >> (((int)nr) & 63))) & 1;;
}
3549 assume(!(tmp != 0));
3551 assume(!(do8bitIO == 0));
3554 unsigned int __CPAchecker_TMP_1 = (unsigned int)(ai->dev->base_addr);
3554 -outb((int)((unsigned char)val), (int)(__CPAchecker_TMP_1 + ((unsigned int)reg)))
{
316 Ignored inline assembler code
317 return ;;
}
3555 unsigned int __CPAchecker_TMP_2 = (unsigned int)(ai->dev->base_addr);
3555 -outb((int)((unsigned char)(((int)val) >> 8)), (int)((__CPAchecker_TMP_2 + ((unsigned int)reg)) + 1U))
{
316 Ignored inline assembler code
317 return ;;
}
3557 return ;;
}
4005 -OUT4500(ai, (int)(((unsigned int)((u16 )whichbap)) + 28U), (int)offset)
{
3550 int tmp;
3549 -constant_test_bit(11L, (const volatile unsigned long *)(&(ai->flags)))
{
310 return ((int)(((unsigned long)(*(addr + ((unsigned long)(nr >> 6))))) >> (((int)nr) & 63))) & 1;;
}
3549 assume(!(tmp != 0));
3551 assume(!(do8bitIO == 0));
3554 unsigned int __CPAchecker_TMP_1 = (unsigned int)(ai->dev->base_addr);
3554 -outb((int)((unsigned char)val), (int)(__CPAchecker_TMP_1 + ((unsigned int)reg)))
{
316 Ignored inline assembler code
317 return ;;
}
3555 unsigned int __CPAchecker_TMP_2 = (unsigned int)(ai->dev->base_addr);
3555 -outb((int)((unsigned char)(((int)val) >> 8)), (int)((__CPAchecker_TMP_2 + ((unsigned int)reg)) + 1U))
{
316 Ignored inline assembler code
317 return ;;
}
3557 return ;;
}
4006 ldv_55711:;
4007 -IN4500(ai, (int)(((unsigned int)((u16 )whichbap)) + 28U))
{
3561 unsigned short rc;
3562 int tmp;
3563 unsigned char tmp___0;
3564 unsigned char tmp___1;
3562 -constant_test_bit(11L, (const volatile unsigned long *)(&(ai->flags)))
{
310 return ((int)(((unsigned long)(*(addr + ((unsigned long)(nr >> 6))))) >> (((int)nr) & 63))) & 1;;
}
3562 assume(!(tmp != 0));
3564 assume(!(do8bitIO == 0));
3567 unsigned int __CPAchecker_TMP_1 = (unsigned int)(ai->dev->base_addr);
3567 -inb((int)(__CPAchecker_TMP_1 + ((unsigned int)reg)))
{
318 unsigned char value;
316 Ignored inline assembler code
316 return value;;
}
3567 rc = (unsigned short)tmp___0;
3568 unsigned int __CPAchecker_TMP_2 = (unsigned int)(ai->dev->base_addr);
3568 -inb((int)((__CPAchecker_TMP_2 + ((unsigned int)reg)) + 1U))
{
318 unsigned char value;
316 Ignored inline assembler code
316 return value;;
}
3568 rc = (((int)((unsigned short)tmp___1)) << 8U) + ((int)rc);
3570 return rc;;
}
4007 status = (int)tmp;
4008 assume(!((status & 32768) != 0));
4014 assume(!((status & 16384) != 0));
4019 assume((status & 8192) != 0);
4020 return 0;;
}
4169 assume(!(tmp___2 != 0));
4174 -bap_read(ai, (__le16 *)pBuf, 2, 2)
{
1255 int tmp;
1255 tmp = (*(ai->bap_read))(ai, pu16Dst, bytelen, whichbap);
1255 return tmp;;
}
4176 _min1 = len;
4176 _min2 = (int)(*((__le16 *)pBuf));
4176 int __CPAchecker_TMP_1;
4176 assume(!(_min1 < _min2));
4176 __CPAchecker_TMP_1 = _min2;
4176 len = __CPAchecker_TMP_1 + -2;
4178 assume(!(len <= 2));
4186 -bap_read(ai, ((__le16 *)pBuf) + 1UL, len, 2)
{
1255 int tmp;
1255 tmp = (*(ai->bap_read))(ai, pu16Dst, bytelen, whichbap);
1255 return tmp;;
}
4188 done:;
4189 assume(!(lock != 0));
4191 return rc;;
}
1863 return tmp;;
}
7714 up(&(local->sem)) { /* Function call is skipped due to function is undefined */}
7717 local->wstats.status = status_rid.mode;
7720 unsigned long __CPAchecker_TMP_0 = (unsigned long)(local->rssi);
7720 assume(__CPAchecker_TMP_0 != ((unsigned long)((tdsRssiEntry *)0)));
7721 -airo_rssi_to_dbm(local->rssi, (int)((u8 )(status_rid.sigQuality)))
{
5712 assume(!(((unsigned long)rssi_rid) == ((unsigned long)((tdsRssiEntry *)0))));
5715 int __CPAchecker_TMP_0 = (int)((rssi_rid + ((unsigned long)rssi))->rssidBm);
5715 return -__CPAchecker_TMP_0;;
}
7725 local->wstats.qual.qual = (__u8 )(status_rid.normalizedSignalStrength);
return ;;
}
return ;;
}
return ;;
}
/*_____________________*/
/*Without locks*/
/*Failure in refinement*/
-__CPAchecker_initialize()
{
return ;
}
-entry_point
{
396 struct sk_buff *ldvarg1;
397 struct ifreq *ldvarg4;
398 int ldvarg3;
399 void *ldvarg0;
400 int ldvarg2;
401 unsigned long ldvarg11;
402 loff_t *ldvarg7;
403 const char *ldvarg12;
404 int ldvarg5;
405 long long ldvarg6;
406 unsigned long ldvarg8;
407 loff_t *ldvarg10;
408 char *ldvarg9;
409 struct ifreq *ldvarg17;
410 struct sk_buff *ldvarg14;
411 void *ldvarg13;
412 int ldvarg16;
413 int ldvarg15;
414 unsigned long ldvarg24;
415 int ldvarg18;
416 loff_t *ldvarg20;
417 loff_t *ldvarg23;
418 unsigned long ldvarg21;
419 const char *ldvarg25;
420 char *ldvarg22;
421 long long ldvarg19;
422 long long ldvarg27;
423 int ldvarg26;
424 unsigned long ldvarg32;
425 loff_t *ldvarg31;
426 const char *ldvarg33;
427 char *ldvarg30;
428 unsigned long ldvarg29;
429 loff_t *ldvarg28;
430 unsigned long ldvarg37;
431 long long ldvarg35;
432 loff_t *ldvarg36;
433 char *ldvarg38;
434 int ldvarg34;
435 void *ldvarg39;
436 int ldvarg41;
437 struct ifreq *ldvarg43;
438 int ldvarg42;
439 struct sk_buff *ldvarg40;
440 unsigned char *ldvarg45;
441 const struct sk_buff *ldvarg44;
442 const struct pci_device_id *ldvarg47;
443 struct pm_message ldvarg46;
444 int ldvarg48;
445 unsigned long ldvarg51;
446 char *ldvarg52;
447 long long ldvarg49;
448 loff_t *ldvarg50;
449 const char *ldvarg60;
450 unsigned long ldvarg59;
451 unsigned long ldvarg56;
452 char *ldvarg57;
453 long long ldvarg54;
454 loff_t *ldvarg58;
455 int ldvarg53;
456 loff_t *ldvarg55;
457 char *ldvarg65;
458 loff_t *ldvarg63;
459 int ldvarg61;
460 unsigned long ldvarg64;
461 long long ldvarg62;
462 const char *ldvarg73;
463 char *ldvarg70;
464 long long ldvarg67;
465 loff_t *ldvarg71;
466 loff_t *ldvarg68;
467 unsigned long ldvarg72;
468 unsigned long ldvarg69;
469 int ldvarg66;
470 int tmp;
471 int tmp___0;
472 int tmp___1;
473 int tmp___2;
474 int tmp___3;
475 int tmp___4;
476 int tmp___5;
477 int tmp___6;
478 int tmp___7;
479 int tmp___8;
480 int tmp___9;
481 int tmp___10;
482 int tmp___11;
483 int tmp___12;
484 int tmp___13;
485 int tmp___14;
486 int tmp___15;
487 int tmp___16;
488 int tmp___17;
489 int tmp___18;
490 int tmp___19;
491 int tmp___20;
492 int tmp___21;
493 int tmp___22;
494 int tmp___23;
495 int tmp___24;
496 int tmp___25;
497 int tmp___26;
498 int tmp___27;
499 int tmp___28;
500 int tmp___29;
501 int tmp___30;
502 int tmp___31;
503 int tmp___32;
504 int tmp___33;
395 ldv_initialize() { /* Function call is skipped due to function is undefined */}
472 ldv_state_variable_11 = 0;
473 ldv_state_variable_7 = 0;
474 ldv_state_variable_2 = 0;
476 ldv_state_variable_1 = 1;
477 ref_cnt = 0;
478 ldv_state_variable_0 = 1;
479 ldv_state_variable_13 = 0;
480 ldv_state_variable_6 = 0;
481 ldv_state_variable_3 = 0;
482 ldv_state_variable_9 = 0;
483 ldv_state_variable_12 = 0;
484 ldv_state_variable_14 = 0;
485 ldv_state_variable_15 = 0;
486 ldv_state_variable_8 = 0;
487 ldv_state_variable_4 = 0;
488 ldv_state_variable_10 = 0;
489 ldv_state_variable_5 = 0;
490 ldv_57264:;
491 tmp = __VERIFIER_nondet_int() { /* Function call is skipped due to function is undefined */}
491 switch (tmp);
492 assume(!(tmp == 0));
693 assume(!(tmp == 1));
762 assume(!(tmp == 2));
784 assume(tmp == 3);
787 assume(ldv_state_variable_1 != 0);
788 -choose_interrupt_1()
{
216 int tmp;
215 tmp = __VERIFIER_nondet_int() { /* Function call is skipped due to function is undefined */}
215 switch (tmp);
216 assume(!(tmp == 0));
220 assume(!(tmp == 1));
224 assume(!(tmp == 2));
228 assume(tmp == 3);
229 -ldv_irq_1(ldv_irq_1_3, ldv_irq_line_1_3, ldv_irq_data_1_3)
{
285 enum irqreturn irq_retval;
286 int tmp;
287 int tmp___0;
285 tmp = __VERIFIER_nondet_int() { /* Function call is skipped due to function is undefined */}
285 irq_retval = (irqreturn_t )tmp;
287 assume(state != 0);
288 tmp___0 = __VERIFIER_nondet_int() { /* Function call is skipped due to function is undefined */}
288 switch (tmp___0);
289 assume(tmp___0 == 0);
290 assume(state == 1);
291 LDV_IN_INTERRUPT = 2;
292 -airo_interrupt(line, data)
{
3484 struct net_device *dev;
3485 unsigned short status;
3486 unsigned short savedInterrupts;
3487 struct airo_info *ai;
3488 int handled;
3489 _Bool tmp;
3490 int tmp___0;
3484 dev = (struct net_device *)dev_id;
3485 savedInterrupts = 0U;
3486 ai = (struct airo_info *)(dev->__annonCompField102.ml_priv);
3487 handled = 0;
3489 -netif_device_present(dev)
{
3310 int tmp;
3310 -constant_test_bit(1L, (const volatile unsigned long *)(&(dev->state)))
{
310 return ((int)(((unsigned long)(*(addr + ((unsigned long)(nr >> 6))))) >> (((int)nr) & 63))) & 1;;
}
3310 return tmp != 0;;
}
3489 assume(!(tmp == 0));
3489 tmp___0 = 0;
3489 assume(tmp___0 == 0);
3494 ldv_55602:;
3493 -IN4500(ai, 48)
{
3561 unsigned short rc;
3562 int tmp;
3563 unsigned char tmp___0;
3564 unsigned char tmp___1;
3562 -constant_test_bit(11L, (const volatile unsigned long *)(&(ai->flags)))
{
310 return ((int)(((unsigned long)(*(addr + ((unsigned long)(nr >> 6))))) >> (((int)nr) & 63))) & 1;;
}
3562 assume(!(tmp != 0));
3564 assume(!(do8bitIO == 0));
3567 unsigned int __CPAchecker_TMP_1 = (unsigned int)(ai->dev->base_addr);
3567 -inb((int)(__CPAchecker_TMP_1 + ((unsigned int)reg)))
{
318 unsigned char value;
316 Ignored inline assembler code
316 return value;;
}
3567 rc = (unsigned short)tmp___0;
3568 unsigned int __CPAchecker_TMP_2 = (unsigned int)(ai->dev->base_addr);
3568 -inb((int)((__CPAchecker_TMP_2 + ((unsigned int)reg)) + 1U))
{
318 unsigned char value;
316 Ignored inline assembler code
316 return value;;
}
3568 rc = (((int)((unsigned short)tmp___1)) << 8U) + ((int)rc);
3570 return rc;;
}
3494 assume(!((((int)status) & 5511) == 0));
3494 assume(!(((unsigned int)status) == 65535U));
3497 handled = 1;
3499 assume(!((((int)status) & 256) != 0));
3504 assume(((unsigned int)savedInterrupts) == 0U);
3505 -IN4500(ai, 50)
{
3561 unsigned short rc;
3562 int tmp;
3563 unsigned char tmp___0;
3564 unsigned char tmp___1;
3562 -constant_test_bit(11L, (const volatile unsigned long *)(&(ai->flags)))
{
310 return ((int)(((unsigned long)(*(addr + ((unsigned long)(nr >> 6))))) >> (((int)nr) & 63))) & 1;;
}
3562 assume(!(tmp != 0));
3564 assume(!(do8bitIO == 0));
3567 unsigned int __CPAchecker_TMP_1 = (unsigned int)(ai->dev->base_addr);
3567 -inb((int)(__CPAchecker_TMP_1 + ((unsigned int)reg)))
{
318 unsigned char value;
316 Ignored inline assembler code
316 return value;;
}
3567 rc = (unsigned short)tmp___0;
3568 unsigned int __CPAchecker_TMP_2 = (unsigned int)(ai->dev->base_addr);
3568 -inb((int)((__CPAchecker_TMP_2 + ((unsigned int)reg)) + 1U))
{
318 unsigned char value;
316 Ignored inline assembler code
316 return value;;
}
3568 rc = (((int)((unsigned short)tmp___1)) << 8U) + ((int)rc);
3570 return rc;;
}
3506 -OUT4500(ai, 50, 0)
{
3550 int tmp;
3549 -constant_test_bit(11L, (const volatile unsigned long *)(&(ai->flags)))
{
310 return ((int)(((unsigned long)(*(addr + ((unsigned long)(nr >> 6))))) >> (((int)nr) & 63))) & 1;;
}
3549 assume(!(tmp != 0));
3551 assume(!(do8bitIO == 0));
3554 unsigned int __CPAchecker_TMP_1 = (unsigned int)(ai->dev->base_addr);
3554 -outb((int)((unsigned char)val), (int)(__CPAchecker_TMP_1 + ((unsigned int)reg)))
{
316 Ignored inline assembler code
317 return ;;
}
3555 unsigned int __CPAchecker_TMP_2 = (unsigned int)(ai->dev->base_addr);
3555 -outb((int)((unsigned char)(((int)val) >> 8)), (int)((__CPAchecker_TMP_2 + ((unsigned int)reg)) + 1U))
{
316 Ignored inline assembler code
317 return ;;
}
3557 return ;;
}
3509 assume(!((((int)status) & 4096) != 0));
3514 assume(!((((int)status) & 128) != 0));
3520 assume(!((((int)status) & 1) == 0));
3521 -airo_handle_rx(ai)
{
3289 struct sk_buff *skb;
3290 unsigned short fc;
3291 unsigned short v;
3292 __le16 *buffer;
3293 __le16 tmpbuf[4U];
3294 unsigned short len;
3295 unsigned short hdrlen;
3296 unsigned short gap;
3297 unsigned short fid;
3298 struct rx_hdr hdr;
3299 int success;
3300 int tmp;
3301 int tmp___0;
3302 int tmp___1;
3303 int tmp___2;
3304 int tmp___3;
3305 unsigned char *tmp___4;
3306 struct MICBuffer micbuf;
3307 unsigned short tmp___5;
3308 int tmp___6;
3309 int tmp___7;
3310 char *sa;
3311 struct iw_quality wstats;
3312 int tmp___8;
3313 int tmp___9;
3289 skb = (struct sk_buff *)0;
3291 hdrlen = 0U;
3293 success = 0;
3295 -constant_test_bit(11L, (const volatile unsigned long *)(&(ai->flags)))
{
310 return ((int)(((unsigned long)(*(addr + ((unsigned long)(nr >> 6))))) >> (((int)nr) & 63))) & 1;;
}
3295 assume(tmp___0 != 0);
3296 -constant_test_bit(7L, (const volatile unsigned long *)(&(ai->flags)))
{
310 return ((int)(((unsigned long)(*(addr + ((unsigned long)(nr >> 6))))) >> (((int)nr) & 63))) & 1;;
}
3296 assume(tmp != 0);
3297 -mpi_receive_802_11(ai)
{
3712 struct __anonstruct_RxFid_490 rxd;
3713 struct sk_buff *skb;
3714 unsigned short len;
3715 unsigned short hdrlen;
3716 unsigned short fc;
3717 struct rx_hdr hdr;
3718 unsigned short gap;
3719 u16 *buffer;
3720 char *ptr;
3721 int tmp;
3722 unsigned char *tmp___0;
3723 char *sa;
3724 struct iw_quality wstats;
3713 skb = (struct sk_buff *)0;
3714 hdrlen = 0U;
3719 ptr = (((ai->rxfids)[0]).virtual_host_addr) + 4UL;
3721 -memcpy_fromio((void *)(&rxd), (const volatile void *)(((ai->rxfids)[0]).card_ram_off), 16UL)
{
219 __memcpy(dst, (const void *)src, count) { /* Function call is skipped due to function is undefined */}
220 return ;;
}
3722 __memcpy((void *)(&hdr), (const void *)ptr, 16UL) { /* Function call is skipped due to function is undefined */}
3723 ptr = ptr + 16UL;
3725 assume(!((((int)(hdr.status)) & 2) != 0));
3727 unsigned long __CPAchecker_TMP_0 = (unsigned long)(ai->wifidev);
3727 assume(!(__CPAchecker_TMP_0 == ((unsigned long)((struct net_device *)0))));
3729 len = hdr.len;
3730 assume(!(((unsigned int)len) > 2312U));
3734 assume(!(((unsigned int)len) == 0U));
3737 -get_unaligned_le16((const void *)ptr)
{
9 unsigned short tmp;
9 -__le16_to_cpup((__le16 *)p)
{
65 return (__u16 )(*p);;
}
9 return tmp;;
}
3738 -header_len((int)fc)
{
3160 unsigned short fc;
3160 fc = ctl;
3161 switch (((int)fc) & 12);
3162 assume(!((((int)fc) & 12) == 4));
3166 assume((((int)fc) & 12) == 8);
3167 assume((((int)fc) & 768) == 768);
3168 return 30;;
}
3738 hdrlen = (u16 )tmp;
3740 -dev_alloc_skb((unsigned int)((((int)len) + ((int)hdrlen)) + 2))
{
2370 struct sk_buff *tmp;
2370 -netdev_alloc_skb((struct net_device *)0, length)
{
2356 struct sk_buff *tmp;
2357 tmp = __netdev_alloc_skb(dev, length, 34078752U) { /* Function call is skipped due to function is undefined */}
2357 return tmp;;
}
2370 return tmp;;
}
3741 assume(!(((unsigned long)skb) == ((unsigned long)((struct sk_buff *)0))));
3745 tmp___0 = skb_put(skb, (unsigned int)(((int)len) + ((int)hdrlen))) { /* Function call is skipped due to function is undefined */}
3745 buffer = (u16 *)tmp___0;
3746 __memcpy((void *)buffer, (const void *)ptr, (size_t )hdrlen) { /* Function call is skipped due to function is undefined */}
3747 ptr = ptr + ((unsigned long)hdrlen);
3748 assume(!(((unsigned int)hdrlen) == 24U));
3750 -get_unaligned_le16((const void *)ptr)
{
9 unsigned short tmp;
9 -__le16_to_cpup((__le16 *)p)
{
65 return (__u16 )(*p);;
}
9 return tmp;;
}
3751 ptr = ptr + 2UL;
3752 assume(!(((unsigned int)gap) != 0U));
3759 __memcpy(((void *)buffer) + ((unsigned long)hdrlen), (const void *)ptr, (size_t )len) { /* Function call is skipped due to function is undefined */}
3760 ptr = ptr + ((unsigned long)len);
3762 assume((ai->spy_data.spy_number) > 0);
3766 sa = ((char *)buffer) + 10UL;
3767 wstats.qual = (hdr.rssi)[0];
3768 unsigned long __CPAchecker_TMP_1 = (unsigned long)(ai->rssi);
3768 assume(!(__CPAchecker_TMP_1 != ((unsigned long)((tdsRssiEntry *)0))));
3771 wstats.level = (__u8 )((((int)((hdr.rssi)[1])) + 321) / 2);
3772 wstats.noise = ai->wstats.qual.noise;
3773 wstats.updated = 11U;
3777 wireless_spy_update(ai->dev, (unsigned char *)sa, &wstats) { /* Function call is skipped due to function is undefined */}
return ;;
}
return ;;
}
return ;;
}
return ;;
}
return ;;
}
return ;;
}
Source code
1 /*====================================================================== 2 3 Aironet driver for 4500 and 4800 series cards 4 5 This code is released under both the GPL version 2 and BSD licenses. 6 Either license may be used. The respective licenses are found at 7 the end of this file. 8 9 This code was developed by Benjamin Reed <breed@users.sourceforge.net> 10 including portions of which come from the Aironet PC4500 11 Developer's Reference Manual and used with permission. Copyright 12 (C) 1999 Benjamin Reed. All Rights Reserved. Permission to use 13 code in the Developer's manual was granted for this driver by 14 Aironet. Major code contributions were received from Javier Achirica 15 <achirica@users.sourceforge.net> and Jean Tourrilhes <jt@hpl.hp.com>. 16 Code was also integrated from the Cisco Aironet driver for Linux. 17 Support for MPI350 cards was added by Fabrice Bellet 18 <fabrice@bellet.info>. 19 20 ======================================================================*/ 21 22 #include <linux/err.h> 23 #include <linux/init.h> 24 25 #include <linux/kernel.h> 26 #include <linux/module.h> 27 #include <linux/proc_fs.h> 28 29 #include <linux/sched.h> 30 #include <linux/ptrace.h> 31 #include <linux/slab.h> 32 #include <linux/string.h> 33 #include <linux/timer.h> 34 #include <linux/interrupt.h> 35 #include <linux/in.h> 36 #include <linux/bitops.h> 37 #include <linux/scatterlist.h> 38 #include <linux/crypto.h> 39 #include <linux/io.h> 40 #include <asm/unaligned.h> 41 42 #include <linux/netdevice.h> 43 #include <linux/etherdevice.h> 44 #include <linux/skbuff.h> 45 #include <linux/if_arp.h> 46 #include <linux/ioport.h> 47 #include <linux/pci.h> 48 #include <linux/uaccess.h> 49 #include <linux/kthread.h> 50 #include <linux/freezer.h> 51 52 #include <net/cfg80211.h> 53 #include <net/iw_handler.h> 54 55 #include "airo.h" 56 57 #define DRV_NAME "airo" 58 59 #ifdef CONFIG_PCI 60 static const struct pci_device_id card_ids[] = { 61 { 0x14b9, 1, PCI_ANY_ID, PCI_ANY_ID, }, 62 { 0x14b9, 0x4500, PCI_ANY_ID, PCI_ANY_ID }, 63 { 0x14b9, 0x4800, PCI_ANY_ID, PCI_ANY_ID, }, 64 { 0x14b9, 0x0340, PCI_ANY_ID, PCI_ANY_ID, }, 65 { 0x14b9, 0x0350, PCI_ANY_ID, PCI_ANY_ID, }, 66 { 0x14b9, 0x5000, PCI_ANY_ID, PCI_ANY_ID, }, 67 { 0x14b9, 0xa504, PCI_ANY_ID, PCI_ANY_ID, }, 68 { 0, } 69 }; 70 MODULE_DEVICE_TABLE(pci, card_ids); 71 72 static int airo_pci_probe(struct pci_dev *, const struct pci_device_id *); 73 static void airo_pci_remove(struct pci_dev *); 74 static int airo_pci_suspend(struct pci_dev *pdev, pm_message_t state); 75 static int airo_pci_resume(struct pci_dev *pdev); 76 77 static struct pci_driver airo_driver = { 78 .name = DRV_NAME, 79 .id_table = card_ids, 80 .probe = airo_pci_probe, 81 .remove = airo_pci_remove, 82 .suspend = airo_pci_suspend, 83 .resume = airo_pci_resume, 84 }; 85 #endif /* CONFIG_PCI */ 86 87 /* Include Wireless Extension definition and check version - Jean II */ 88 #include <linux/wireless.h> 89 #define WIRELESS_SPY /* enable iwspy support */ 90 91 #define CISCO_EXT /* enable Cisco extensions */ 92 #ifdef CISCO_EXT 93 #include <linux/delay.h> 94 #endif 95 96 /* Hack to do some power saving */ 97 #define POWER_ON_DOWN 98 99 /* As you can see this list is HUGH! 100 I really don't know what a lot of these counts are about, but they 101 are all here for completeness. If the IGNLABEL macro is put in 102 infront of the label, that statistic will not be included in the list 103 of statistics in the /proc filesystem */ 104 105 #define IGNLABEL(comment) NULL 106 static const char *statsLabels[] = { 107 "RxOverrun", 108 IGNLABEL("RxPlcpCrcErr"), 109 IGNLABEL("RxPlcpFormatErr"), 110 IGNLABEL("RxPlcpLengthErr"), 111 "RxMacCrcErr", 112 "RxMacCrcOk", 113 "RxWepErr", 114 "RxWepOk", 115 "RetryLong", 116 "RetryShort", 117 "MaxRetries", 118 "NoAck", 119 "NoCts", 120 "RxAck", 121 "RxCts", 122 "TxAck", 123 "TxRts", 124 "TxCts", 125 "TxMc", 126 "TxBc", 127 "TxUcFrags", 128 "TxUcPackets", 129 "TxBeacon", 130 "RxBeacon", 131 "TxSinColl", 132 "TxMulColl", 133 "DefersNo", 134 "DefersProt", 135 "DefersEngy", 136 "DupFram", 137 "RxFragDisc", 138 "TxAged", 139 "RxAged", 140 "LostSync-MaxRetry", 141 "LostSync-MissedBeacons", 142 "LostSync-ArlExceeded", 143 "LostSync-Deauth", 144 "LostSync-Disassoced", 145 "LostSync-TsfTiming", 146 "HostTxMc", 147 "HostTxBc", 148 "HostTxUc", 149 "HostTxFail", 150 "HostRxMc", 151 "HostRxBc", 152 "HostRxUc", 153 "HostRxDiscard", 154 IGNLABEL("HmacTxMc"), 155 IGNLABEL("HmacTxBc"), 156 IGNLABEL("HmacTxUc"), 157 IGNLABEL("HmacTxFail"), 158 IGNLABEL("HmacRxMc"), 159 IGNLABEL("HmacRxBc"), 160 IGNLABEL("HmacRxUc"), 161 IGNLABEL("HmacRxDiscard"), 162 IGNLABEL("HmacRxAccepted"), 163 "SsidMismatch", 164 "ApMismatch", 165 "RatesMismatch", 166 "AuthReject", 167 "AuthTimeout", 168 "AssocReject", 169 "AssocTimeout", 170 IGNLABEL("ReasonOutsideTable"), 171 IGNLABEL("ReasonStatus1"), 172 IGNLABEL("ReasonStatus2"), 173 IGNLABEL("ReasonStatus3"), 174 IGNLABEL("ReasonStatus4"), 175 IGNLABEL("ReasonStatus5"), 176 IGNLABEL("ReasonStatus6"), 177 IGNLABEL("ReasonStatus7"), 178 IGNLABEL("ReasonStatus8"), 179 IGNLABEL("ReasonStatus9"), 180 IGNLABEL("ReasonStatus10"), 181 IGNLABEL("ReasonStatus11"), 182 IGNLABEL("ReasonStatus12"), 183 IGNLABEL("ReasonStatus13"), 184 IGNLABEL("ReasonStatus14"), 185 IGNLABEL("ReasonStatus15"), 186 IGNLABEL("ReasonStatus16"), 187 IGNLABEL("ReasonStatus17"), 188 IGNLABEL("ReasonStatus18"), 189 IGNLABEL("ReasonStatus19"), 190 "RxMan", 191 "TxMan", 192 "RxRefresh", 193 "TxRefresh", 194 "RxPoll", 195 "TxPoll", 196 "HostRetries", 197 "LostSync-HostReq", 198 "HostTxBytes", 199 "HostRxBytes", 200 "ElapsedUsec", 201 "ElapsedSec", 202 "LostSyncBetterAP", 203 "PrivacyMismatch", 204 "Jammed", 205 "DiscRxNotWepped", 206 "PhyEleMismatch", 207 (char*)-1 }; 208 #ifndef RUN_AT 209 #define RUN_AT(x) (jiffies+(x)) 210 #endif 211 212 213 /* These variables are for insmod, since it seems that the rates 214 can only be set in setup_card. Rates should be a comma separated 215 (no spaces) list of rates (up to 8). */ 216 217 static int rates[8]; 218 static char *ssids[3]; 219 220 static int io[4]; 221 static int irq[4]; 222 223 static 224 int maxencrypt /* = 0 */; /* The highest rate that the card can encrypt at. 225 0 means no limit. For old cards this was 4 */ 226 227 static int auto_wep /* = 0 */; /* If set, it tries to figure out the wep mode */ 228 static int aux_bap /* = 0 */; /* Checks to see if the aux ports are needed to read 229 the bap, needed on some older cards and buses. */ 230 static int adhoc; 231 232 static int probe = 1; 233 234 static kuid_t proc_kuid; 235 static int proc_uid /* = 0 */; 236 237 static kgid_t proc_kgid; 238 static int proc_gid /* = 0 */; 239 240 static int airo_perm = 0555; 241 242 static int proc_perm = 0644; 243 244 MODULE_AUTHOR("Benjamin Reed"); 245 MODULE_DESCRIPTION("Support for Cisco/Aironet 802.11 wireless ethernet cards. " 246 "Direct support for ISA/PCI/MPI cards and support for PCMCIA when used with airo_cs."); 247 MODULE_LICENSE("Dual BSD/GPL"); 248 MODULE_SUPPORTED_DEVICE("Aironet 4500, 4800 and Cisco 340/350"); 249 module_param_array(io, int, NULL, 0); 250 module_param_array(irq, int, NULL, 0); 251 module_param_array(rates, int, NULL, 0); 252 module_param_array(ssids, charp, NULL, 0); 253 module_param(auto_wep, int, 0); 254 MODULE_PARM_DESC(auto_wep, 255 "If non-zero, the driver will keep looping through the authentication options until an association is made. " 256 "The value of auto_wep is number of the wep keys to check. " 257 "A value of 2 will try using the key at index 0 and index 1."); 258 module_param(aux_bap, int, 0); 259 MODULE_PARM_DESC(aux_bap, 260 "If non-zero, the driver will switch into a mode that seems to work better for older cards with some older buses. " 261 "Before switching it checks that the switch is needed."); 262 module_param(maxencrypt, int, 0); 263 MODULE_PARM_DESC(maxencrypt, 264 "The maximum speed that the card can do encryption. " 265 "Units are in 512kbs. " 266 "Zero (default) means there is no limit. " 267 "Older cards used to be limited to 2mbs (4)."); 268 module_param(adhoc, int, 0); 269 MODULE_PARM_DESC(adhoc, "If non-zero, the card will start in adhoc mode."); 270 module_param(probe, int, 0); 271 MODULE_PARM_DESC(probe, "If zero, the driver won't start the card."); 272 273 module_param(proc_uid, int, 0); 274 MODULE_PARM_DESC(proc_uid, "The uid that the /proc files will belong to."); 275 module_param(proc_gid, int, 0); 276 MODULE_PARM_DESC(proc_gid, "The gid that the /proc files will belong to."); 277 module_param(airo_perm, int, 0); 278 MODULE_PARM_DESC(airo_perm, "The permission bits of /proc/[driver/]aironet."); 279 module_param(proc_perm, int, 0); 280 MODULE_PARM_DESC(proc_perm, "The permission bits of the files in /proc"); 281 282 /* This is a kind of sloppy hack to get this information to OUT4500 and 283 IN4500. I would be extremely interested in the situation where this 284 doesn't work though!!! */ 285 static int do8bitIO /* = 0 */; 286 287 /* Return codes */ 288 #define SUCCESS 0 289 #define ERROR -1 290 #define NO_PACKET -2 291 292 /* Commands */ 293 #define NOP2 0x0000 294 #define MAC_ENABLE 0x0001 295 #define MAC_DISABLE 0x0002 296 #define CMD_LOSE_SYNC 0x0003 /* Not sure what this does... */ 297 #define CMD_SOFTRESET 0x0004 298 #define HOSTSLEEP 0x0005 299 #define CMD_MAGIC_PKT 0x0006 300 #define CMD_SETWAKEMASK 0x0007 301 #define CMD_READCFG 0x0008 302 #define CMD_SETMODE 0x0009 303 #define CMD_ALLOCATETX 0x000a 304 #define CMD_TRANSMIT 0x000b 305 #define CMD_DEALLOCATETX 0x000c 306 #define NOP 0x0010 307 #define CMD_WORKAROUND 0x0011 308 #define CMD_ALLOCATEAUX 0x0020 309 #define CMD_ACCESS 0x0021 310 #define CMD_PCIBAP 0x0022 311 #define CMD_PCIAUX 0x0023 312 #define CMD_ALLOCBUF 0x0028 313 #define CMD_GETTLV 0x0029 314 #define CMD_PUTTLV 0x002a 315 #define CMD_DELTLV 0x002b 316 #define CMD_FINDNEXTTLV 0x002c 317 #define CMD_PSPNODES 0x0030 318 #define CMD_SETCW 0x0031 319 #define CMD_SETPCF 0x0032 320 #define CMD_SETPHYREG 0x003e 321 #define CMD_TXTEST 0x003f 322 #define MAC_ENABLETX 0x0101 323 #define CMD_LISTBSS 0x0103 324 #define CMD_SAVECFG 0x0108 325 #define CMD_ENABLEAUX 0x0111 326 #define CMD_WRITERID 0x0121 327 #define CMD_USEPSPNODES 0x0130 328 #define MAC_ENABLERX 0x0201 329 330 /* Command errors */ 331 #define ERROR_QUALIF 0x00 332 #define ERROR_ILLCMD 0x01 333 #define ERROR_ILLFMT 0x02 334 #define ERROR_INVFID 0x03 335 #define ERROR_INVRID 0x04 336 #define ERROR_LARGE 0x05 337 #define ERROR_NDISABL 0x06 338 #define ERROR_ALLOCBSY 0x07 339 #define ERROR_NORD 0x0B 340 #define ERROR_NOWR 0x0C 341 #define ERROR_INVFIDTX 0x0D 342 #define ERROR_TESTACT 0x0E 343 #define ERROR_TAGNFND 0x12 344 #define ERROR_DECODE 0x20 345 #define ERROR_DESCUNAV 0x21 346 #define ERROR_BADLEN 0x22 347 #define ERROR_MODE 0x80 348 #define ERROR_HOP 0x81 349 #define ERROR_BINTER 0x82 350 #define ERROR_RXMODE 0x83 351 #define ERROR_MACADDR 0x84 352 #define ERROR_RATES 0x85 353 #define ERROR_ORDER 0x86 354 #define ERROR_SCAN 0x87 355 #define ERROR_AUTH 0x88 356 #define ERROR_PSMODE 0x89 357 #define ERROR_RTYPE 0x8A 358 #define ERROR_DIVER 0x8B 359 #define ERROR_SSID 0x8C 360 #define ERROR_APLIST 0x8D 361 #define ERROR_AUTOWAKE 0x8E 362 #define ERROR_LEAP 0x8F 363 364 /* Registers */ 365 #define COMMAND 0x00 366 #define PARAM0 0x02 367 #define PARAM1 0x04 368 #define PARAM2 0x06 369 #define STATUS 0x08 370 #define RESP0 0x0a 371 #define RESP1 0x0c 372 #define RESP2 0x0e 373 #define LINKSTAT 0x10 374 #define SELECT0 0x18 375 #define OFFSET0 0x1c 376 #define RXFID 0x20 377 #define TXALLOCFID 0x22 378 #define TXCOMPLFID 0x24 379 #define DATA0 0x36 380 #define EVSTAT 0x30 381 #define EVINTEN 0x32 382 #define EVACK 0x34 383 #define SWS0 0x28 384 #define SWS1 0x2a 385 #define SWS2 0x2c 386 #define SWS3 0x2e 387 #define AUXPAGE 0x3A 388 #define AUXOFF 0x3C 389 #define AUXDATA 0x3E 390 391 #define FID_TX 1 392 #define FID_RX 2 393 /* Offset into aux memory for descriptors */ 394 #define AUX_OFFSET 0x800 395 /* Size of allocated packets */ 396 #define PKTSIZE 1840 397 #define RIDSIZE 2048 398 /* Size of the transmit queue */ 399 #define MAXTXQ 64 400 401 /* BAP selectors */ 402 #define BAP0 0 /* Used for receiving packets */ 403 #define BAP1 2 /* Used for xmiting packets and working with RIDS */ 404 405 /* Flags */ 406 #define COMMAND_BUSY 0x8000 407 408 #define BAP_BUSY 0x8000 409 #define BAP_ERR 0x4000 410 #define BAP_DONE 0x2000 411 412 #define PROMISC 0xffff 413 #define NOPROMISC 0x0000 414 415 #define EV_CMD 0x10 416 #define EV_CLEARCOMMANDBUSY 0x4000 417 #define EV_RX 0x01 418 #define EV_TX 0x02 419 #define EV_TXEXC 0x04 420 #define EV_ALLOC 0x08 421 #define EV_LINK 0x80 422 #define EV_AWAKE 0x100 423 #define EV_TXCPY 0x400 424 #define EV_UNKNOWN 0x800 425 #define EV_MIC 0x1000 /* Message Integrity Check Interrupt */ 426 #define EV_AWAKEN 0x2000 427 #define STATUS_INTS (EV_AWAKE|EV_LINK|EV_TXEXC|EV_TX|EV_TXCPY|EV_RX|EV_MIC) 428 429 #ifdef CHECK_UNKNOWN_INTS 430 #define IGNORE_INTS ( EV_CMD | EV_UNKNOWN) 431 #else 432 #define IGNORE_INTS (~STATUS_INTS) 433 #endif 434 435 /* RID TYPES */ 436 #define RID_RW 0x20 437 438 /* The RIDs */ 439 #define RID_CAPABILITIES 0xFF00 440 #define RID_APINFO 0xFF01 441 #define RID_RADIOINFO 0xFF02 442 #define RID_UNKNOWN3 0xFF03 443 #define RID_RSSI 0xFF04 444 #define RID_CONFIG 0xFF10 445 #define RID_SSID 0xFF11 446 #define RID_APLIST 0xFF12 447 #define RID_DRVNAME 0xFF13 448 #define RID_ETHERENCAP 0xFF14 449 #define RID_WEP_TEMP 0xFF15 450 #define RID_WEP_PERM 0xFF16 451 #define RID_MODULATION 0xFF17 452 #define RID_OPTIONS 0xFF18 453 #define RID_ACTUALCONFIG 0xFF20 /*readonly*/ 454 #define RID_FACTORYCONFIG 0xFF21 455 #define RID_UNKNOWN22 0xFF22 456 #define RID_LEAPUSERNAME 0xFF23 457 #define RID_LEAPPASSWORD 0xFF24 458 #define RID_STATUS 0xFF50 459 #define RID_BEACON_HST 0xFF51 460 #define RID_BUSY_HST 0xFF52 461 #define RID_RETRIES_HST 0xFF53 462 #define RID_UNKNOWN54 0xFF54 463 #define RID_UNKNOWN55 0xFF55 464 #define RID_UNKNOWN56 0xFF56 465 #define RID_MIC 0xFF57 466 #define RID_STATS16 0xFF60 467 #define RID_STATS16DELTA 0xFF61 468 #define RID_STATS16DELTACLEAR 0xFF62 469 #define RID_STATS 0xFF68 470 #define RID_STATSDELTA 0xFF69 471 #define RID_STATSDELTACLEAR 0xFF6A 472 #define RID_ECHOTEST_RID 0xFF70 473 #define RID_ECHOTEST_RESULTS 0xFF71 474 #define RID_BSSLISTFIRST 0xFF72 475 #define RID_BSSLISTNEXT 0xFF73 476 #define RID_WPA_BSSLISTFIRST 0xFF74 477 #define RID_WPA_BSSLISTNEXT 0xFF75 478 479 typedef struct { 480 u16 cmd; 481 u16 parm0; 482 u16 parm1; 483 u16 parm2; 484 } Cmd; 485 486 typedef struct { 487 u16 status; 488 u16 rsp0; 489 u16 rsp1; 490 u16 rsp2; 491 } Resp; 492 493 /* 494 * Rids and endian-ness: The Rids will always be in cpu endian, since 495 * this all the patches from the big-endian guys end up doing that. 496 * so all rid access should use the read/writeXXXRid routines. 497 */ 498 499 /* This structure came from an email sent to me from an engineer at 500 aironet for inclusion into this driver */ 501 typedef struct WepKeyRid WepKeyRid; 502 struct WepKeyRid { 503 __le16 len; 504 __le16 kindex; 505 u8 mac[ETH_ALEN]; 506 __le16 klen; 507 u8 key[16]; 508 } __packed; 509 510 /* These structures are from the Aironet's PC4500 Developers Manual */ 511 typedef struct Ssid Ssid; 512 struct Ssid { 513 __le16 len; 514 u8 ssid[32]; 515 } __packed; 516 517 typedef struct SsidRid SsidRid; 518 struct SsidRid { 519 __le16 len; 520 Ssid ssids[3]; 521 } __packed; 522 523 typedef struct ModulationRid ModulationRid; 524 struct ModulationRid { 525 __le16 len; 526 __le16 modulation; 527 #define MOD_DEFAULT cpu_to_le16(0) 528 #define MOD_CCK cpu_to_le16(1) 529 #define MOD_MOK cpu_to_le16(2) 530 } __packed; 531 532 typedef struct ConfigRid ConfigRid; 533 struct ConfigRid { 534 __le16 len; /* sizeof(ConfigRid) */ 535 __le16 opmode; /* operating mode */ 536 #define MODE_STA_IBSS cpu_to_le16(0) 537 #define MODE_STA_ESS cpu_to_le16(1) 538 #define MODE_AP cpu_to_le16(2) 539 #define MODE_AP_RPTR cpu_to_le16(3) 540 #define MODE_CFG_MASK cpu_to_le16(0xff) 541 #define MODE_ETHERNET_HOST cpu_to_le16(0<<8) /* rx payloads converted */ 542 #define MODE_LLC_HOST cpu_to_le16(1<<8) /* rx payloads left as is */ 543 #define MODE_AIRONET_EXTEND cpu_to_le16(1<<9) /* enable Aironet extenstions */ 544 #define MODE_AP_INTERFACE cpu_to_le16(1<<10) /* enable ap interface extensions */ 545 #define MODE_ANTENNA_ALIGN cpu_to_le16(1<<11) /* enable antenna alignment */ 546 #define MODE_ETHER_LLC cpu_to_le16(1<<12) /* enable ethernet LLC */ 547 #define MODE_LEAF_NODE cpu_to_le16(1<<13) /* enable leaf node bridge */ 548 #define MODE_CF_POLLABLE cpu_to_le16(1<<14) /* enable CF pollable */ 549 #define MODE_MIC cpu_to_le16(1<<15) /* enable MIC */ 550 __le16 rmode; /* receive mode */ 551 #define RXMODE_BC_MC_ADDR cpu_to_le16(0) 552 #define RXMODE_BC_ADDR cpu_to_le16(1) /* ignore multicasts */ 553 #define RXMODE_ADDR cpu_to_le16(2) /* ignore multicast and broadcast */ 554 #define RXMODE_RFMON cpu_to_le16(3) /* wireless monitor mode */ 555 #define RXMODE_RFMON_ANYBSS cpu_to_le16(4) 556 #define RXMODE_LANMON cpu_to_le16(5) /* lan style monitor -- data packets only */ 557 #define RXMODE_MASK cpu_to_le16(255) 558 #define RXMODE_DISABLE_802_3_HEADER cpu_to_le16(1<<8) /* disables 802.3 header on rx */ 559 #define RXMODE_FULL_MASK (RXMODE_MASK | RXMODE_DISABLE_802_3_HEADER) 560 #define RXMODE_NORMALIZED_RSSI cpu_to_le16(1<<9) /* return normalized RSSI */ 561 __le16 fragThresh; 562 __le16 rtsThres; 563 u8 macAddr[ETH_ALEN]; 564 u8 rates[8]; 565 __le16 shortRetryLimit; 566 __le16 longRetryLimit; 567 __le16 txLifetime; /* in kusec */ 568 __le16 rxLifetime; /* in kusec */ 569 __le16 stationary; 570 __le16 ordering; 571 __le16 u16deviceType; /* for overriding device type */ 572 __le16 cfpRate; 573 __le16 cfpDuration; 574 __le16 _reserved1[3]; 575 /*---------- Scanning/Associating ----------*/ 576 __le16 scanMode; 577 #define SCANMODE_ACTIVE cpu_to_le16(0) 578 #define SCANMODE_PASSIVE cpu_to_le16(1) 579 #define SCANMODE_AIROSCAN cpu_to_le16(2) 580 __le16 probeDelay; /* in kusec */ 581 __le16 probeEnergyTimeout; /* in kusec */ 582 __le16 probeResponseTimeout; 583 __le16 beaconListenTimeout; 584 __le16 joinNetTimeout; 585 __le16 authTimeout; 586 __le16 authType; 587 #define AUTH_OPEN cpu_to_le16(0x1) 588 #define AUTH_ENCRYPT cpu_to_le16(0x101) 589 #define AUTH_SHAREDKEY cpu_to_le16(0x102) 590 #define AUTH_ALLOW_UNENCRYPTED cpu_to_le16(0x200) 591 __le16 associationTimeout; 592 __le16 specifiedApTimeout; 593 __le16 offlineScanInterval; 594 __le16 offlineScanDuration; 595 __le16 linkLossDelay; 596 __le16 maxBeaconLostTime; 597 __le16 refreshInterval; 598 #define DISABLE_REFRESH cpu_to_le16(0xFFFF) 599 __le16 _reserved1a[1]; 600 /*---------- Power save operation ----------*/ 601 __le16 powerSaveMode; 602 #define POWERSAVE_CAM cpu_to_le16(0) 603 #define POWERSAVE_PSP cpu_to_le16(1) 604 #define POWERSAVE_PSPCAM cpu_to_le16(2) 605 __le16 sleepForDtims; 606 __le16 listenInterval; 607 __le16 fastListenInterval; 608 __le16 listenDecay; 609 __le16 fastListenDelay; 610 __le16 _reserved2[2]; 611 /*---------- Ap/Ibss config items ----------*/ 612 __le16 beaconPeriod; 613 __le16 atimDuration; 614 __le16 hopPeriod; 615 __le16 channelSet; 616 __le16 channel; 617 __le16 dtimPeriod; 618 __le16 bridgeDistance; 619 __le16 radioID; 620 /*---------- Radio configuration ----------*/ 621 __le16 radioType; 622 #define RADIOTYPE_DEFAULT cpu_to_le16(0) 623 #define RADIOTYPE_802_11 cpu_to_le16(1) 624 #define RADIOTYPE_LEGACY cpu_to_le16(2) 625 u8 rxDiversity; 626 u8 txDiversity; 627 __le16 txPower; 628 #define TXPOWER_DEFAULT 0 629 __le16 rssiThreshold; 630 #define RSSI_DEFAULT 0 631 __le16 modulation; 632 #define PREAMBLE_AUTO cpu_to_le16(0) 633 #define PREAMBLE_LONG cpu_to_le16(1) 634 #define PREAMBLE_SHORT cpu_to_le16(2) 635 __le16 preamble; 636 __le16 homeProduct; 637 __le16 radioSpecific; 638 /*---------- Aironet Extensions ----------*/ 639 u8 nodeName[16]; 640 __le16 arlThreshold; 641 __le16 arlDecay; 642 __le16 arlDelay; 643 __le16 _reserved4[1]; 644 /*---------- Aironet Extensions ----------*/ 645 u8 magicAction; 646 #define MAGIC_ACTION_STSCHG 1 647 #define MAGIC_ACTION_RESUME 2 648 #define MAGIC_IGNORE_MCAST (1<<8) 649 #define MAGIC_IGNORE_BCAST (1<<9) 650 #define MAGIC_SWITCH_TO_PSP (0<<10) 651 #define MAGIC_STAY_IN_CAM (1<<10) 652 u8 magicControl; 653 __le16 autoWake; 654 } __packed; 655 656 typedef struct StatusRid StatusRid; 657 struct StatusRid { 658 __le16 len; 659 u8 mac[ETH_ALEN]; 660 __le16 mode; 661 __le16 errorCode; 662 __le16 sigQuality; 663 __le16 SSIDlen; 664 char SSID[32]; 665 char apName[16]; 666 u8 bssid[4][ETH_ALEN]; 667 __le16 beaconPeriod; 668 __le16 dimPeriod; 669 __le16 atimDuration; 670 __le16 hopPeriod; 671 __le16 channelSet; 672 __le16 channel; 673 __le16 hopsToBackbone; 674 __le16 apTotalLoad; 675 __le16 generatedLoad; 676 __le16 accumulatedArl; 677 __le16 signalQuality; 678 __le16 currentXmitRate; 679 __le16 apDevExtensions; 680 __le16 normalizedSignalStrength; 681 __le16 shortPreamble; 682 u8 apIP[4]; 683 u8 noisePercent; /* Noise percent in last second */ 684 u8 noisedBm; /* Noise dBm in last second */ 685 u8 noiseAvePercent; /* Noise percent in last minute */ 686 u8 noiseAvedBm; /* Noise dBm in last minute */ 687 u8 noiseMaxPercent; /* Highest noise percent in last minute */ 688 u8 noiseMaxdBm; /* Highest noise dbm in last minute */ 689 __le16 load; 690 u8 carrier[4]; 691 __le16 assocStatus; 692 #define STAT_NOPACKETS 0 693 #define STAT_NOCARRIERSET 10 694 #define STAT_GOTCARRIERSET 11 695 #define STAT_WRONGSSID 20 696 #define STAT_BADCHANNEL 25 697 #define STAT_BADBITRATES 30 698 #define STAT_BADPRIVACY 35 699 #define STAT_APFOUND 40 700 #define STAT_APREJECTED 50 701 #define STAT_AUTHENTICATING 60 702 #define STAT_DEAUTHENTICATED 61 703 #define STAT_AUTHTIMEOUT 62 704 #define STAT_ASSOCIATING 70 705 #define STAT_DEASSOCIATED 71 706 #define STAT_ASSOCTIMEOUT 72 707 #define STAT_NOTAIROAP 73 708 #define STAT_ASSOCIATED 80 709 #define STAT_LEAPING 90 710 #define STAT_LEAPFAILED 91 711 #define STAT_LEAPTIMEDOUT 92 712 #define STAT_LEAPCOMPLETE 93 713 } __packed; 714 715 typedef struct StatsRid StatsRid; 716 struct StatsRid { 717 __le16 len; 718 __le16 spacer; 719 __le32 vals[100]; 720 } __packed; 721 722 typedef struct APListRid APListRid; 723 struct APListRid { 724 __le16 len; 725 u8 ap[4][ETH_ALEN]; 726 } __packed; 727 728 typedef struct CapabilityRid CapabilityRid; 729 struct CapabilityRid { 730 __le16 len; 731 char oui[3]; 732 char zero; 733 __le16 prodNum; 734 char manName[32]; 735 char prodName[16]; 736 char prodVer[8]; 737 char factoryAddr[ETH_ALEN]; 738 char aironetAddr[ETH_ALEN]; 739 __le16 radioType; 740 __le16 country; 741 char callid[ETH_ALEN]; 742 char supportedRates[8]; 743 char rxDiversity; 744 char txDiversity; 745 __le16 txPowerLevels[8]; 746 __le16 hardVer; 747 __le16 hardCap; 748 __le16 tempRange; 749 __le16 softVer; 750 __le16 softSubVer; 751 __le16 interfaceVer; 752 __le16 softCap; 753 __le16 bootBlockVer; 754 __le16 requiredHard; 755 __le16 extSoftCap; 756 } __packed; 757 758 /* Only present on firmware >= 5.30.17 */ 759 typedef struct BSSListRidExtra BSSListRidExtra; 760 struct BSSListRidExtra { 761 __le16 unknown[4]; 762 u8 fixed[12]; /* WLAN management frame */ 763 u8 iep[624]; 764 } __packed; 765 766 typedef struct BSSListRid BSSListRid; 767 struct BSSListRid { 768 __le16 len; 769 __le16 index; /* First is 0 and 0xffff means end of list */ 770 #define RADIO_FH 1 /* Frequency hopping radio type */ 771 #define RADIO_DS 2 /* Direct sequence radio type */ 772 #define RADIO_TMA 4 /* Proprietary radio used in old cards (2500) */ 773 __le16 radioType; 774 u8 bssid[ETH_ALEN]; /* Mac address of the BSS */ 775 u8 zero; 776 u8 ssidLen; 777 u8 ssid[32]; 778 __le16 dBm; 779 #define CAP_ESS cpu_to_le16(1<<0) 780 #define CAP_IBSS cpu_to_le16(1<<1) 781 #define CAP_PRIVACY cpu_to_le16(1<<4) 782 #define CAP_SHORTHDR cpu_to_le16(1<<5) 783 __le16 cap; 784 __le16 beaconInterval; 785 u8 rates[8]; /* Same as rates for config rid */ 786 struct { /* For frequency hopping only */ 787 __le16 dwell; 788 u8 hopSet; 789 u8 hopPattern; 790 u8 hopIndex; 791 u8 fill; 792 } fh; 793 __le16 dsChannel; 794 __le16 atimWindow; 795 796 /* Only present on firmware >= 5.30.17 */ 797 BSSListRidExtra extra; 798 } __packed; 799 800 typedef struct { 801 BSSListRid bss; 802 struct list_head list; 803 } BSSListElement; 804 805 typedef struct tdsRssiEntry tdsRssiEntry; 806 struct tdsRssiEntry { 807 u8 rssipct; 808 u8 rssidBm; 809 } __packed; 810 811 typedef struct tdsRssiRid tdsRssiRid; 812 struct tdsRssiRid { 813 u16 len; 814 tdsRssiEntry x[256]; 815 } __packed; 816 817 typedef struct MICRid MICRid; 818 struct MICRid { 819 __le16 len; 820 __le16 state; 821 __le16 multicastValid; 822 u8 multicast[16]; 823 __le16 unicastValid; 824 u8 unicast[16]; 825 } __packed; 826 827 typedef struct MICBuffer MICBuffer; 828 struct MICBuffer { 829 __be16 typelen; 830 831 union { 832 u8 snap[8]; 833 struct { 834 u8 dsap; 835 u8 ssap; 836 u8 control; 837 u8 orgcode[3]; 838 u8 fieldtype[2]; 839 } llc; 840 } u; 841 __be32 mic; 842 __be32 seq; 843 } __packed; 844 845 typedef struct { 846 u8 da[ETH_ALEN]; 847 u8 sa[ETH_ALEN]; 848 } etherHead; 849 850 #define TXCTL_TXOK (1<<1) /* report if tx is ok */ 851 #define TXCTL_TXEX (1<<2) /* report if tx fails */ 852 #define TXCTL_802_3 (0<<3) /* 802.3 packet */ 853 #define TXCTL_802_11 (1<<3) /* 802.11 mac packet */ 854 #define TXCTL_ETHERNET (0<<4) /* payload has ethertype */ 855 #define TXCTL_LLC (1<<4) /* payload is llc */ 856 #define TXCTL_RELEASE (0<<5) /* release after completion */ 857 #define TXCTL_NORELEASE (1<<5) /* on completion returns to host */ 858 859 #define BUSY_FID 0x10000 860 861 #ifdef CISCO_EXT 862 #define AIROMAGIC 0xa55a 863 /* Warning : SIOCDEVPRIVATE may disapear during 2.5.X - Jean II */ 864 #ifdef SIOCIWFIRSTPRIV 865 #ifdef SIOCDEVPRIVATE 866 #define AIROOLDIOCTL SIOCDEVPRIVATE 867 #define AIROOLDIDIFC AIROOLDIOCTL + 1 868 #endif /* SIOCDEVPRIVATE */ 869 #else /* SIOCIWFIRSTPRIV */ 870 #define SIOCIWFIRSTPRIV SIOCDEVPRIVATE 871 #endif /* SIOCIWFIRSTPRIV */ 872 /* This may be wrong. When using the new SIOCIWFIRSTPRIV range, we probably 873 * should use only "GET" ioctls (last bit set to 1). "SET" ioctls are root 874 * only and don't return the modified struct ifreq to the application which 875 * is usually a problem. - Jean II */ 876 #define AIROIOCTL SIOCIWFIRSTPRIV 877 #define AIROIDIFC AIROIOCTL + 1 878 879 /* Ioctl constants to be used in airo_ioctl.command */ 880 881 #define AIROGCAP 0 // Capability rid 882 #define AIROGCFG 1 // USED A LOT 883 #define AIROGSLIST 2 // System ID list 884 #define AIROGVLIST 3 // List of specified AP's 885 #define AIROGDRVNAM 4 // NOTUSED 886 #define AIROGEHTENC 5 // NOTUSED 887 #define AIROGWEPKTMP 6 888 #define AIROGWEPKNV 7 889 #define AIROGSTAT 8 890 #define AIROGSTATSC32 9 891 #define AIROGSTATSD32 10 892 #define AIROGMICRID 11 893 #define AIROGMICSTATS 12 894 #define AIROGFLAGS 13 895 #define AIROGID 14 896 #define AIRORRID 15 897 #define AIRORSWVERSION 17 898 899 /* Leave gap of 40 commands after AIROGSTATSD32 for future */ 900 901 #define AIROPCAP AIROGSTATSD32 + 40 902 #define AIROPVLIST AIROPCAP + 1 903 #define AIROPSLIST AIROPVLIST + 1 904 #define AIROPCFG AIROPSLIST + 1 905 #define AIROPSIDS AIROPCFG + 1 906 #define AIROPAPLIST AIROPSIDS + 1 907 #define AIROPMACON AIROPAPLIST + 1 /* Enable mac */ 908 #define AIROPMACOFF AIROPMACON + 1 /* Disable mac */ 909 #define AIROPSTCLR AIROPMACOFF + 1 910 #define AIROPWEPKEY AIROPSTCLR + 1 911 #define AIROPWEPKEYNV AIROPWEPKEY + 1 912 #define AIROPLEAPPWD AIROPWEPKEYNV + 1 913 #define AIROPLEAPUSR AIROPLEAPPWD + 1 914 915 /* Flash codes */ 916 917 #define AIROFLSHRST AIROPWEPKEYNV + 40 918 #define AIROFLSHGCHR AIROFLSHRST + 1 919 #define AIROFLSHSTFL AIROFLSHGCHR + 1 920 #define AIROFLSHPCHR AIROFLSHSTFL + 1 921 #define AIROFLPUTBUF AIROFLSHPCHR + 1 922 #define AIRORESTART AIROFLPUTBUF + 1 923 924 #define FLASHSIZE 32768 925 #define AUXMEMSIZE (256 * 1024) 926 927 typedef struct aironet_ioctl { 928 unsigned short command; // What to do 929 unsigned short len; // Len of data 930 unsigned short ridnum; // rid number 931 unsigned char __user *data; // d-data 932 } aironet_ioctl; 933 934 static const char swversion[] = "2.1"; 935 #endif /* CISCO_EXT */ 936 937 #define NUM_MODULES 2 938 #define MIC_MSGLEN_MAX 2400 939 #define EMMH32_MSGLEN_MAX MIC_MSGLEN_MAX 940 #define AIRO_DEF_MTU 2312 941 942 typedef struct { 943 u32 size; // size 944 u8 enabled; // MIC enabled or not 945 u32 rxSuccess; // successful packets received 946 u32 rxIncorrectMIC; // pkts dropped due to incorrect MIC comparison 947 u32 rxNotMICed; // pkts dropped due to not being MIC'd 948 u32 rxMICPlummed; // pkts dropped due to not having a MIC plummed 949 u32 rxWrongSequence; // pkts dropped due to sequence number violation 950 u32 reserve[32]; 951 } mic_statistics; 952 953 typedef struct { 954 u32 coeff[((EMMH32_MSGLEN_MAX)+3)>>2]; 955 u64 accum; // accumulated mic, reduced to u32 in final() 956 int position; // current position (byte offset) in message 957 union { 958 u8 d8[4]; 959 __be32 d32; 960 } part; // saves partial message word across update() calls 961 } emmh32_context; 962 963 typedef struct { 964 emmh32_context seed; // Context - the seed 965 u32 rx; // Received sequence number 966 u32 tx; // Tx sequence number 967 u32 window; // Start of window 968 u8 valid; // Flag to say if context is valid or not 969 u8 key[16]; 970 } miccntx; 971 972 typedef struct { 973 miccntx mCtx; // Multicast context 974 miccntx uCtx; // Unicast context 975 } mic_module; 976 977 typedef struct { 978 unsigned int rid: 16; 979 unsigned int len: 15; 980 unsigned int valid: 1; 981 dma_addr_t host_addr; 982 } Rid; 983 984 typedef struct { 985 unsigned int offset: 15; 986 unsigned int eoc: 1; 987 unsigned int len: 15; 988 unsigned int valid: 1; 989 dma_addr_t host_addr; 990 } TxFid; 991 992 struct rx_hdr { 993 __le16 status, len; 994 u8 rssi[2]; 995 u8 rate; 996 u8 freq; 997 __le16 tmp[4]; 998 } __packed; 999 1000 typedef struct { 1001 unsigned int ctl: 15; 1002 unsigned int rdy: 1; 1003 unsigned int len: 15; 1004 unsigned int valid: 1; 1005 dma_addr_t host_addr; 1006 } RxFid; 1007 1008 /* 1009 * Host receive descriptor 1010 */ 1011 typedef struct { 1012 unsigned char __iomem *card_ram_off; /* offset into card memory of the 1013 desc */ 1014 RxFid rx_desc; /* card receive descriptor */ 1015 char *virtual_host_addr; /* virtual address of host receive 1016 buffer */ 1017 int pending; 1018 } HostRxDesc; 1019 1020 /* 1021 * Host transmit descriptor 1022 */ 1023 typedef struct { 1024 unsigned char __iomem *card_ram_off; /* offset into card memory of the 1025 desc */ 1026 TxFid tx_desc; /* card transmit descriptor */ 1027 char *virtual_host_addr; /* virtual address of host receive 1028 buffer */ 1029 int pending; 1030 } HostTxDesc; 1031 1032 /* 1033 * Host RID descriptor 1034 */ 1035 typedef struct { 1036 unsigned char __iomem *card_ram_off; /* offset into card memory of the 1037 descriptor */ 1038 Rid rid_desc; /* card RID descriptor */ 1039 char *virtual_host_addr; /* virtual address of host receive 1040 buffer */ 1041 } HostRidDesc; 1042 1043 typedef struct { 1044 u16 sw0; 1045 u16 sw1; 1046 u16 status; 1047 u16 len; 1048 #define HOST_SET (1 << 0) 1049 #define HOST_INT_TX (1 << 1) /* Interrupt on successful TX */ 1050 #define HOST_INT_TXERR (1 << 2) /* Interrupt on unseccessful TX */ 1051 #define HOST_LCC_PAYLOAD (1 << 4) /* LLC payload, 0 = Ethertype */ 1052 #define HOST_DONT_RLSE (1 << 5) /* Don't release buffer when done */ 1053 #define HOST_DONT_RETRY (1 << 6) /* Don't retry trasmit */ 1054 #define HOST_CLR_AID (1 << 7) /* clear AID failure */ 1055 #define HOST_RTS (1 << 9) /* Force RTS use */ 1056 #define HOST_SHORT (1 << 10) /* Do short preamble */ 1057 u16 ctl; 1058 u16 aid; 1059 u16 retries; 1060 u16 fill; 1061 } TxCtlHdr; 1062 1063 typedef struct { 1064 u16 ctl; 1065 u16 duration; 1066 char addr1[6]; 1067 char addr2[6]; 1068 char addr3[6]; 1069 u16 seq; 1070 char addr4[6]; 1071 } WifiHdr; 1072 1073 1074 typedef struct { 1075 TxCtlHdr ctlhdr; 1076 u16 fill1; 1077 u16 fill2; 1078 WifiHdr wifihdr; 1079 u16 gaplen; 1080 u16 status; 1081 } WifiCtlHdr; 1082 1083 static WifiCtlHdr wifictlhdr8023 = { 1084 .ctlhdr = { 1085 .ctl = HOST_DONT_RLSE, 1086 } 1087 }; 1088 1089 // A few details needed for WEP (Wireless Equivalent Privacy) 1090 #define MAX_KEY_SIZE 13 // 128 (?) bits 1091 #define MIN_KEY_SIZE 5 // 40 bits RC4 - WEP 1092 typedef struct wep_key_t { 1093 u16 len; 1094 u8 key[16]; /* 40-bit and 104-bit keys */ 1095 } wep_key_t; 1096 1097 /* List of Wireless Handlers (new API) */ 1098 static const struct iw_handler_def airo_handler_def; 1099 1100 static const char version[] = "airo.c 0.6 (Ben Reed & Javier Achirica)"; 1101 1102 struct airo_info; 1103 1104 static int get_dec_u16( char *buffer, int *start, int limit ); 1105 static void OUT4500( struct airo_info *, u16 register, u16 value ); 1106 static unsigned short IN4500( struct airo_info *, u16 register ); 1107 static u16 setup_card(struct airo_info*, u8 *mac, int lock); 1108 static int enable_MAC(struct airo_info *ai, int lock); 1109 static void disable_MAC(struct airo_info *ai, int lock); 1110 static void enable_interrupts(struct airo_info*); 1111 static void disable_interrupts(struct airo_info*); 1112 static u16 issuecommand(struct airo_info*, Cmd *pCmd, Resp *pRsp); 1113 static int bap_setup(struct airo_info*, u16 rid, u16 offset, int whichbap); 1114 static int aux_bap_read(struct airo_info*, __le16 *pu16Dst, int bytelen, 1115 int whichbap); 1116 static int fast_bap_read(struct airo_info*, __le16 *pu16Dst, int bytelen, 1117 int whichbap); 1118 static int bap_write(struct airo_info*, const __le16 *pu16Src, int bytelen, 1119 int whichbap); 1120 static int PC4500_accessrid(struct airo_info*, u16 rid, u16 accmd); 1121 static int PC4500_readrid(struct airo_info*, u16 rid, void *pBuf, int len, int lock); 1122 static int PC4500_writerid(struct airo_info*, u16 rid, const void 1123 *pBuf, int len, int lock); 1124 static int do_writerid( struct airo_info*, u16 rid, const void *rid_data, 1125 int len, int dummy ); 1126 static u16 transmit_allocate(struct airo_info*, int lenPayload, int raw); 1127 static int transmit_802_3_packet(struct airo_info*, int len, char *pPacket); 1128 static int transmit_802_11_packet(struct airo_info*, int len, char *pPacket); 1129 1130 static int mpi_send_packet (struct net_device *dev); 1131 static void mpi_unmap_card(struct pci_dev *pci); 1132 static void mpi_receive_802_3(struct airo_info *ai); 1133 static void mpi_receive_802_11(struct airo_info *ai); 1134 static int waitbusy (struct airo_info *ai); 1135 1136 static irqreturn_t airo_interrupt( int irq, void* dev_id); 1137 static int airo_thread(void *data); 1138 static void timer_func( struct net_device *dev ); 1139 static int airo_ioctl(struct net_device *dev, struct ifreq *rq, int cmd); 1140 static struct iw_statistics *airo_get_wireless_stats (struct net_device *dev); 1141 static void airo_read_wireless_stats (struct airo_info *local); 1142 #ifdef CISCO_EXT 1143 static int readrids(struct net_device *dev, aironet_ioctl *comp); 1144 static int writerids(struct net_device *dev, aironet_ioctl *comp); 1145 static int flashcard(struct net_device *dev, aironet_ioctl *comp); 1146 #endif /* CISCO_EXT */ 1147 static void micinit(struct airo_info *ai); 1148 static int micsetup(struct airo_info *ai); 1149 static int encapsulate(struct airo_info *ai, etherHead *pPacket, MICBuffer *buffer, int len); 1150 static int decapsulate(struct airo_info *ai, MICBuffer *mic, etherHead *pPacket, u16 payLen); 1151 1152 static u8 airo_rssi_to_dbm (tdsRssiEntry *rssi_rid, u8 rssi); 1153 static u8 airo_dbm_to_pct (tdsRssiEntry *rssi_rid, u8 dbm); 1154 1155 static void airo_networks_free(struct airo_info *ai); 1156 1157 struct airo_info { 1158 struct net_device *dev; 1159 struct list_head dev_list; 1160 /* Note, we can have MAX_FIDS outstanding. FIDs are 16-bits, so we 1161 use the high bit to mark whether it is in use. */ 1162 #define MAX_FIDS 6 1163 #define MPI_MAX_FIDS 1 1164 u32 fids[MAX_FIDS]; 1165 ConfigRid config; 1166 char keyindex; // Used with auto wep 1167 char defindex; // Used with auto wep 1168 struct proc_dir_entry *proc_entry; 1169 spinlock_t aux_lock; 1170 #define FLAG_RADIO_OFF 0 /* User disabling of MAC */ 1171 #define FLAG_RADIO_DOWN 1 /* ifup/ifdown disabling of MAC */ 1172 #define FLAG_RADIO_MASK 0x03 1173 #define FLAG_ENABLED 2 1174 #define FLAG_ADHOC 3 /* Needed by MIC */ 1175 #define FLAG_MIC_CAPABLE 4 1176 #define FLAG_UPDATE_MULTI 5 1177 #define FLAG_UPDATE_UNI 6 1178 #define FLAG_802_11 7 1179 #define FLAG_PROMISC 8 /* IFF_PROMISC 0x100 - include/linux/if.h */ 1180 #define FLAG_PENDING_XMIT 9 1181 #define FLAG_PENDING_XMIT11 10 1182 #define FLAG_MPI 11 1183 #define FLAG_REGISTERED 12 1184 #define FLAG_COMMIT 13 1185 #define FLAG_RESET 14 1186 #define FLAG_FLASHING 15 1187 #define FLAG_WPA_CAPABLE 16 1188 unsigned long flags; 1189 #define JOB_DIE 0 1190 #define JOB_XMIT 1 1191 #define JOB_XMIT11 2 1192 #define JOB_STATS 3 1193 #define JOB_PROMISC 4 1194 #define JOB_MIC 5 1195 #define JOB_EVENT 6 1196 #define JOB_AUTOWEP 7 1197 #define JOB_WSTATS 8 1198 #define JOB_SCAN_RESULTS 9 1199 unsigned long jobs; 1200 int (*bap_read)(struct airo_info*, __le16 *pu16Dst, int bytelen, 1201 int whichbap); 1202 unsigned short *flash; 1203 tdsRssiEntry *rssi; 1204 struct task_struct *list_bss_task; 1205 struct task_struct *airo_thread_task; 1206 struct semaphore sem; 1207 wait_queue_head_t thr_wait; 1208 unsigned long expires; 1209 struct { 1210 struct sk_buff *skb; 1211 int fid; 1212 } xmit, xmit11; 1213 struct net_device *wifidev; 1214 struct iw_statistics wstats; // wireless stats 1215 unsigned long scan_timeout; /* Time scan should be read */ 1216 struct iw_spy_data spy_data; 1217 struct iw_public_data wireless_data; 1218 /* MIC stuff */ 1219 struct crypto_cipher *tfm; 1220 mic_module mod[2]; 1221 mic_statistics micstats; 1222 HostRxDesc rxfids[MPI_MAX_FIDS]; // rx/tx/config MPI350 descriptors 1223 HostTxDesc txfids[MPI_MAX_FIDS]; 1224 HostRidDesc config_desc; 1225 unsigned long ridbus; // phys addr of config_desc 1226 struct sk_buff_head txq;// tx queue used by mpi350 code 1227 struct pci_dev *pci; 1228 unsigned char __iomem *pcimem; 1229 unsigned char __iomem *pciaux; 1230 unsigned char *shared; 1231 dma_addr_t shared_dma; 1232 pm_message_t power; 1233 SsidRid *SSID; 1234 APListRid APList; 1235 #define PCI_SHARED_LEN 2*MPI_MAX_FIDS*PKTSIZE+RIDSIZE 1236 char proc_name[IFNAMSIZ]; 1237 1238 int wep_capable; 1239 int max_wep_idx; 1240 int last_auth; 1241 1242 /* WPA-related stuff */ 1243 unsigned int bssListFirst; 1244 unsigned int bssListNext; 1245 unsigned int bssListRidLen; 1246 1247 struct list_head network_list; 1248 struct list_head network_free_list; 1249 BSSListElement *networks; 1250 }; 1251 1252 static inline int bap_read(struct airo_info *ai, __le16 *pu16Dst, int bytelen, 1253 int whichbap) 1254 { 1255 return ai->bap_read(ai, pu16Dst, bytelen, whichbap); 1256 } 1257 1258 static int setup_proc_entry( struct net_device *dev, 1259 struct airo_info *apriv ); 1260 static int takedown_proc_entry( struct net_device *dev, 1261 struct airo_info *apriv ); 1262 1263 static int cmdreset(struct airo_info *ai); 1264 static int setflashmode (struct airo_info *ai); 1265 static int flashgchar(struct airo_info *ai,int matchbyte,int dwelltime); 1266 static int flashputbuf(struct airo_info *ai); 1267 static int flashrestart(struct airo_info *ai,struct net_device *dev); 1268 1269 #define airo_print(type, name, fmt, args...) \ 1270 printk(type DRV_NAME "(%s): " fmt "\n", name, ##args) 1271 1272 #define airo_print_info(name, fmt, args...) \ 1273 airo_print(KERN_INFO, name, fmt, ##args) 1274 1275 #define airo_print_dbg(name, fmt, args...) \ 1276 airo_print(KERN_DEBUG, name, fmt, ##args) 1277 1278 #define airo_print_warn(name, fmt, args...) \ 1279 airo_print(KERN_WARNING, name, fmt, ##args) 1280 1281 #define airo_print_err(name, fmt, args...) \ 1282 airo_print(KERN_ERR, name, fmt, ##args) 1283 1284 #define AIRO_FLASH(dev) (((struct airo_info *)dev->ml_priv)->flash) 1285 1286 /*********************************************************************** 1287 * MIC ROUTINES * 1288 *********************************************************************** 1289 */ 1290 1291 static int RxSeqValid (struct airo_info *ai,miccntx *context,int mcast,u32 micSeq); 1292 static void MoveWindow(miccntx *context, u32 micSeq); 1293 static void emmh32_setseed(emmh32_context *context, u8 *pkey, int keylen, 1294 struct crypto_cipher *tfm); 1295 static void emmh32_init(emmh32_context *context); 1296 static void emmh32_update(emmh32_context *context, u8 *pOctets, int len); 1297 static void emmh32_final(emmh32_context *context, u8 digest[4]); 1298 static int flashpchar(struct airo_info *ai,int byte,int dwelltime); 1299 1300 static void age_mic_context(miccntx *cur, miccntx *old, u8 *key, int key_len, 1301 struct crypto_cipher *tfm) 1302 { 1303 /* If the current MIC context is valid and its key is the same as 1304 * the MIC register, there's nothing to do. 1305 */ 1306 if (cur->valid && (memcmp(cur->key, key, key_len) == 0)) 1307 return; 1308 1309 /* Age current mic Context */ 1310 memcpy(old, cur, sizeof(*cur)); 1311 1312 /* Initialize new context */ 1313 memcpy(cur->key, key, key_len); 1314 cur->window = 33; /* Window always points to the middle */ 1315 cur->rx = 0; /* Rx Sequence numbers */ 1316 cur->tx = 0; /* Tx sequence numbers */ 1317 cur->valid = 1; /* Key is now valid */ 1318 1319 /* Give key to mic seed */ 1320 emmh32_setseed(&cur->seed, key, key_len, tfm); 1321 } 1322 1323 /* micinit - Initialize mic seed */ 1324 1325 static void micinit(struct airo_info *ai) 1326 { 1327 MICRid mic_rid; 1328 1329 clear_bit(JOB_MIC, &ai->jobs); 1330 PC4500_readrid(ai, RID_MIC, &mic_rid, sizeof(mic_rid), 0); 1331 up(&ai->sem); 1332 1333 ai->micstats.enabled = (le16_to_cpu(mic_rid.state) & 0x00FF) ? 1 : 0; 1334 if (!ai->micstats.enabled) { 1335 /* So next time we have a valid key and mic is enabled, we will 1336 * update the sequence number if the key is the same as before. 1337 */ 1338 ai->mod[0].uCtx.valid = 0; 1339 ai->mod[0].mCtx.valid = 0; 1340 return; 1341 } 1342 1343 if (mic_rid.multicastValid) { 1344 age_mic_context(&ai->mod[0].mCtx, &ai->mod[1].mCtx, 1345 mic_rid.multicast, sizeof(mic_rid.multicast), 1346 ai->tfm); 1347 } 1348 1349 if (mic_rid.unicastValid) { 1350 age_mic_context(&ai->mod[0].uCtx, &ai->mod[1].uCtx, 1351 mic_rid.unicast, sizeof(mic_rid.unicast), 1352 ai->tfm); 1353 } 1354 } 1355 1356 /* micsetup - Get ready for business */ 1357 1358 static int micsetup(struct airo_info *ai) { 1359 int i; 1360 1361 if (ai->tfm == NULL) 1362 ai->tfm = crypto_alloc_cipher("aes", 0, CRYPTO_ALG_ASYNC); 1363 1364 if (IS_ERR(ai->tfm)) { 1365 airo_print_err(ai->dev->name, "failed to load transform for AES"); 1366 ai->tfm = NULL; 1367 return ERROR; 1368 } 1369 1370 for (i=0; i < NUM_MODULES; i++) { 1371 memset(&ai->mod[i].mCtx,0,sizeof(miccntx)); 1372 memset(&ai->mod[i].uCtx,0,sizeof(miccntx)); 1373 } 1374 return SUCCESS; 1375 } 1376 1377 static const u8 micsnap[] = {0xAA,0xAA,0x03,0x00,0x40,0x96,0x00,0x02}; 1378 1379 /*=========================================================================== 1380 * Description: Mic a packet 1381 * 1382 * Inputs: etherHead * pointer to an 802.3 frame 1383 * 1384 * Returns: BOOLEAN if successful, otherwise false. 1385 * PacketTxLen will be updated with the mic'd packets size. 1386 * 1387 * Caveats: It is assumed that the frame buffer will already 1388 * be big enough to hold the largets mic message possible. 1389 * (No memory allocation is done here). 1390 * 1391 * Author: sbraneky (10/15/01) 1392 * Merciless hacks by rwilcher (1/14/02) 1393 */ 1394 1395 static int encapsulate(struct airo_info *ai ,etherHead *frame, MICBuffer *mic, int payLen) 1396 { 1397 miccntx *context; 1398 1399 // Determine correct context 1400 // If not adhoc, always use unicast key 1401 1402 if (test_bit(FLAG_ADHOC, &ai->flags) && (frame->da[0] & 0x1)) 1403 context = &ai->mod[0].mCtx; 1404 else 1405 context = &ai->mod[0].uCtx; 1406 1407 if (!context->valid) 1408 return ERROR; 1409 1410 mic->typelen = htons(payLen + 16); //Length of Mic'd packet 1411 1412 memcpy(&mic->u.snap, micsnap, sizeof(micsnap)); // Add Snap 1413 1414 // Add Tx sequence 1415 mic->seq = htonl(context->tx); 1416 context->tx += 2; 1417 1418 emmh32_init(&context->seed); // Mic the packet 1419 emmh32_update(&context->seed,frame->da,ETH_ALEN * 2); // DA,SA 1420 emmh32_update(&context->seed,(u8*)&mic->typelen,10); // Type/Length and Snap 1421 emmh32_update(&context->seed,(u8*)&mic->seq,sizeof(mic->seq)); //SEQ 1422 emmh32_update(&context->seed,(u8*)(frame + 1),payLen); //payload 1423 emmh32_final(&context->seed, (u8*)&mic->mic); 1424 1425 /* New Type/length ?????????? */ 1426 mic->typelen = 0; //Let NIC know it could be an oversized packet 1427 return SUCCESS; 1428 } 1429 1430 typedef enum { 1431 NONE, 1432 NOMIC, 1433 NOMICPLUMMED, 1434 SEQUENCE, 1435 INCORRECTMIC, 1436 } mic_error; 1437 1438 /*=========================================================================== 1439 * Description: Decapsulates a MIC'd packet and returns the 802.3 packet 1440 * (removes the MIC stuff) if packet is a valid packet. 1441 * 1442 * Inputs: etherHead pointer to the 802.3 packet 1443 * 1444 * Returns: BOOLEAN - TRUE if packet should be dropped otherwise FALSE 1445 * 1446 * Author: sbraneky (10/15/01) 1447 * Merciless hacks by rwilcher (1/14/02) 1448 *--------------------------------------------------------------------------- 1449 */ 1450 1451 static int decapsulate(struct airo_info *ai, MICBuffer *mic, etherHead *eth, u16 payLen) 1452 { 1453 int i; 1454 u32 micSEQ; 1455 miccntx *context; 1456 u8 digest[4]; 1457 mic_error micError = NONE; 1458 1459 // Check if the packet is a Mic'd packet 1460 1461 if (!ai->micstats.enabled) { 1462 //No Mic set or Mic OFF but we received a MIC'd packet. 1463 if (memcmp ((u8*)eth + 14, micsnap, sizeof(micsnap)) == 0) { 1464 ai->micstats.rxMICPlummed++; 1465 return ERROR; 1466 } 1467 return SUCCESS; 1468 } 1469 1470 if (ntohs(mic->typelen) == 0x888E) 1471 return SUCCESS; 1472 1473 if (memcmp (mic->u.snap, micsnap, sizeof(micsnap)) != 0) { 1474 // Mic enabled but packet isn't Mic'd 1475 ai->micstats.rxMICPlummed++; 1476 return ERROR; 1477 } 1478 1479 micSEQ = ntohl(mic->seq); //store SEQ as CPU order 1480 1481 //At this point we a have a mic'd packet and mic is enabled 1482 //Now do the mic error checking. 1483 1484 //Receive seq must be odd 1485 if ( (micSEQ & 1) == 0 ) { 1486 ai->micstats.rxWrongSequence++; 1487 return ERROR; 1488 } 1489 1490 for (i = 0; i < NUM_MODULES; i++) { 1491 int mcast = eth->da[0] & 1; 1492 //Determine proper context 1493 context = mcast ? &ai->mod[i].mCtx : &ai->mod[i].uCtx; 1494 1495 //Make sure context is valid 1496 if (!context->valid) { 1497 if (i == 0) 1498 micError = NOMICPLUMMED; 1499 continue; 1500 } 1501 //DeMic it 1502 1503 if (!mic->typelen) 1504 mic->typelen = htons(payLen + sizeof(MICBuffer) - 2); 1505 1506 emmh32_init(&context->seed); 1507 emmh32_update(&context->seed, eth->da, ETH_ALEN*2); 1508 emmh32_update(&context->seed, (u8 *)&mic->typelen, sizeof(mic->typelen)+sizeof(mic->u.snap)); 1509 emmh32_update(&context->seed, (u8 *)&mic->seq,sizeof(mic->seq)); 1510 emmh32_update(&context->seed, (u8 *)(eth + 1),payLen); 1511 //Calculate MIC 1512 emmh32_final(&context->seed, digest); 1513 1514 if (memcmp(digest, &mic->mic, 4)) { //Make sure the mics match 1515 //Invalid Mic 1516 if (i == 0) 1517 micError = INCORRECTMIC; 1518 continue; 1519 } 1520 1521 //Check Sequence number if mics pass 1522 if (RxSeqValid(ai, context, mcast, micSEQ) == SUCCESS) { 1523 ai->micstats.rxSuccess++; 1524 return SUCCESS; 1525 } 1526 if (i == 0) 1527 micError = SEQUENCE; 1528 } 1529 1530 // Update statistics 1531 switch (micError) { 1532 case NOMICPLUMMED: ai->micstats.rxMICPlummed++; break; 1533 case SEQUENCE: ai->micstats.rxWrongSequence++; break; 1534 case INCORRECTMIC: ai->micstats.rxIncorrectMIC++; break; 1535 case NONE: break; 1536 case NOMIC: break; 1537 } 1538 return ERROR; 1539 } 1540 1541 /*=========================================================================== 1542 * Description: Checks the Rx Seq number to make sure it is valid 1543 * and hasn't already been received 1544 * 1545 * Inputs: miccntx - mic context to check seq against 1546 * micSeq - the Mic seq number 1547 * 1548 * Returns: TRUE if valid otherwise FALSE. 1549 * 1550 * Author: sbraneky (10/15/01) 1551 * Merciless hacks by rwilcher (1/14/02) 1552 *--------------------------------------------------------------------------- 1553 */ 1554 1555 static int RxSeqValid (struct airo_info *ai,miccntx *context,int mcast,u32 micSeq) 1556 { 1557 u32 seq,index; 1558 1559 //Allow for the ap being rebooted - if it is then use the next 1560 //sequence number of the current sequence number - might go backwards 1561 1562 if (mcast) { 1563 if (test_bit(FLAG_UPDATE_MULTI, &ai->flags)) { 1564 clear_bit (FLAG_UPDATE_MULTI, &ai->flags); 1565 context->window = (micSeq > 33) ? micSeq : 33; 1566 context->rx = 0; // Reset rx 1567 } 1568 } else if (test_bit(FLAG_UPDATE_UNI, &ai->flags)) { 1569 clear_bit (FLAG_UPDATE_UNI, &ai->flags); 1570 context->window = (micSeq > 33) ? micSeq : 33; // Move window 1571 context->rx = 0; // Reset rx 1572 } 1573 1574 //Make sequence number relative to START of window 1575 seq = micSeq - (context->window - 33); 1576 1577 //Too old of a SEQ number to check. 1578 if ((s32)seq < 0) 1579 return ERROR; 1580 1581 if ( seq > 64 ) { 1582 //Window is infinite forward 1583 MoveWindow(context,micSeq); 1584 return SUCCESS; 1585 } 1586 1587 // We are in the window. Now check the context rx bit to see if it was already sent 1588 seq >>= 1; //divide by 2 because we only have odd numbers 1589 index = 1 << seq; //Get an index number 1590 1591 if (!(context->rx & index)) { 1592 //micSEQ falls inside the window. 1593 //Add seqence number to the list of received numbers. 1594 context->rx |= index; 1595 1596 MoveWindow(context,micSeq); 1597 1598 return SUCCESS; 1599 } 1600 return ERROR; 1601 } 1602 1603 static void MoveWindow(miccntx *context, u32 micSeq) 1604 { 1605 u32 shift; 1606 1607 //Move window if seq greater than the middle of the window 1608 if (micSeq > context->window) { 1609 shift = (micSeq - context->window) >> 1; 1610 1611 //Shift out old 1612 if (shift < 32) 1613 context->rx >>= shift; 1614 else 1615 context->rx = 0; 1616 1617 context->window = micSeq; //Move window 1618 } 1619 } 1620 1621 /*==============================================*/ 1622 /*========== EMMH ROUTINES ====================*/ 1623 /*==============================================*/ 1624 1625 /* mic accumulate */ 1626 #define MIC_ACCUM(val) \ 1627 context->accum += (u64)(val) * context->coeff[coeff_position++]; 1628 1629 static unsigned char aes_counter[16]; 1630 1631 /* expand the key to fill the MMH coefficient array */ 1632 static void emmh32_setseed(emmh32_context *context, u8 *pkey, int keylen, 1633 struct crypto_cipher *tfm) 1634 { 1635 /* take the keying material, expand if necessary, truncate at 16-bytes */ 1636 /* run through AES counter mode to generate context->coeff[] */ 1637 1638 int i,j; 1639 u32 counter; 1640 u8 *cipher, plain[16]; 1641 1642 crypto_cipher_setkey(tfm, pkey, 16); 1643 counter = 0; 1644 for (i = 0; i < ARRAY_SIZE(context->coeff); ) { 1645 aes_counter[15] = (u8)(counter >> 0); 1646 aes_counter[14] = (u8)(counter >> 8); 1647 aes_counter[13] = (u8)(counter >> 16); 1648 aes_counter[12] = (u8)(counter >> 24); 1649 counter++; 1650 memcpy (plain, aes_counter, 16); 1651 crypto_cipher_encrypt_one(tfm, plain, plain); 1652 cipher = plain; 1653 for (j = 0; (j < 16) && (i < ARRAY_SIZE(context->coeff)); ) { 1654 context->coeff[i++] = ntohl(*(__be32 *)&cipher[j]); 1655 j += 4; 1656 } 1657 } 1658 } 1659 1660 /* prepare for calculation of a new mic */ 1661 static void emmh32_init(emmh32_context *context) 1662 { 1663 /* prepare for new mic calculation */ 1664 context->accum = 0; 1665 context->position = 0; 1666 } 1667 1668 /* add some bytes to the mic calculation */ 1669 static void emmh32_update(emmh32_context *context, u8 *pOctets, int len) 1670 { 1671 int coeff_position, byte_position; 1672 1673 if (len == 0) return; 1674 1675 coeff_position = context->position >> 2; 1676 1677 /* deal with partial 32-bit word left over from last update */ 1678 byte_position = context->position & 3; 1679 if (byte_position) { 1680 /* have a partial word in part to deal with */ 1681 do { 1682 if (len == 0) return; 1683 context->part.d8[byte_position++] = *pOctets++; 1684 context->position++; 1685 len--; 1686 } while (byte_position < 4); 1687 MIC_ACCUM(ntohl(context->part.d32)); 1688 } 1689 1690 /* deal with full 32-bit words */ 1691 while (len >= 4) { 1692 MIC_ACCUM(ntohl(*(__be32 *)pOctets)); 1693 context->position += 4; 1694 pOctets += 4; 1695 len -= 4; 1696 } 1697 1698 /* deal with partial 32-bit word that will be left over from this update */ 1699 byte_position = 0; 1700 while (len > 0) { 1701 context->part.d8[byte_position++] = *pOctets++; 1702 context->position++; 1703 len--; 1704 } 1705 } 1706 1707 /* mask used to zero empty bytes for final partial word */ 1708 static u32 mask32[4] = { 0x00000000L, 0xFF000000L, 0xFFFF0000L, 0xFFFFFF00L }; 1709 1710 /* calculate the mic */ 1711 static void emmh32_final(emmh32_context *context, u8 digest[4]) 1712 { 1713 int coeff_position, byte_position; 1714 u32 val; 1715 1716 u64 sum, utmp; 1717 s64 stmp; 1718 1719 coeff_position = context->position >> 2; 1720 1721 /* deal with partial 32-bit word left over from last update */ 1722 byte_position = context->position & 3; 1723 if (byte_position) { 1724 /* have a partial word in part to deal with */ 1725 val = ntohl(context->part.d32); 1726 MIC_ACCUM(val & mask32[byte_position]); /* zero empty bytes */ 1727 } 1728 1729 /* reduce the accumulated u64 to a 32-bit MIC */ 1730 sum = context->accum; 1731 stmp = (sum & 0xffffffffLL) - ((sum >> 32) * 15); 1732 utmp = (stmp & 0xffffffffLL) - ((stmp >> 32) * 15); 1733 sum = utmp & 0xffffffffLL; 1734 if (utmp > 0x10000000fLL) 1735 sum -= 15; 1736 1737 val = (u32)sum; 1738 digest[0] = (val>>24) & 0xFF; 1739 digest[1] = (val>>16) & 0xFF; 1740 digest[2] = (val>>8) & 0xFF; 1741 digest[3] = val & 0xFF; 1742 } 1743 1744 static int readBSSListRid(struct airo_info *ai, int first, 1745 BSSListRid *list) 1746 { 1747 Cmd cmd; 1748 Resp rsp; 1749 1750 if (first == 1) { 1751 if (ai->flags & FLAG_RADIO_MASK) return -ENETDOWN; 1752 memset(&cmd, 0, sizeof(cmd)); 1753 cmd.cmd=CMD_LISTBSS; 1754 if (down_interruptible(&ai->sem)) 1755 return -ERESTARTSYS; 1756 ai->list_bss_task = current; 1757 issuecommand(ai, &cmd, &rsp); 1758 up(&ai->sem); 1759 /* Let the command take effect */ 1760 schedule_timeout_uninterruptible(3 * HZ); 1761 ai->list_bss_task = NULL; 1762 } 1763 return PC4500_readrid(ai, first ? ai->bssListFirst : ai->bssListNext, 1764 list, ai->bssListRidLen, 1); 1765 } 1766 1767 static int readWepKeyRid(struct airo_info *ai, WepKeyRid *wkr, int temp, int lock) 1768 { 1769 return PC4500_readrid(ai, temp ? RID_WEP_TEMP : RID_WEP_PERM, 1770 wkr, sizeof(*wkr), lock); 1771 } 1772 1773 static int writeWepKeyRid(struct airo_info *ai, WepKeyRid *wkr, int perm, int lock) 1774 { 1775 int rc; 1776 rc = PC4500_writerid(ai, RID_WEP_TEMP, wkr, sizeof(*wkr), lock); 1777 if (rc!=SUCCESS) 1778 airo_print_err(ai->dev->name, "WEP_TEMP set %x", rc); 1779 if (perm) { 1780 rc = PC4500_writerid(ai, RID_WEP_PERM, wkr, sizeof(*wkr), lock); 1781 if (rc!=SUCCESS) 1782 airo_print_err(ai->dev->name, "WEP_PERM set %x", rc); 1783 } 1784 return rc; 1785 } 1786 1787 static int readSsidRid(struct airo_info*ai, SsidRid *ssidr) 1788 { 1789 return PC4500_readrid(ai, RID_SSID, ssidr, sizeof(*ssidr), 1); 1790 } 1791 1792 static int writeSsidRid(struct airo_info*ai, SsidRid *pssidr, int lock) 1793 { 1794 return PC4500_writerid(ai, RID_SSID, pssidr, sizeof(*pssidr), lock); 1795 } 1796 1797 static int readConfigRid(struct airo_info *ai, int lock) 1798 { 1799 int rc; 1800 ConfigRid cfg; 1801 1802 if (ai->config.len) 1803 return SUCCESS; 1804 1805 rc = PC4500_readrid(ai, RID_ACTUALCONFIG, &cfg, sizeof(cfg), lock); 1806 if (rc != SUCCESS) 1807 return rc; 1808 1809 ai->config = cfg; 1810 return SUCCESS; 1811 } 1812 1813 static inline void checkThrottle(struct airo_info *ai) 1814 { 1815 int i; 1816 /* Old hardware had a limit on encryption speed */ 1817 if (ai->config.authType != AUTH_OPEN && maxencrypt) { 1818 for(i=0; i<8; i++) { 1819 if (ai->config.rates[i] > maxencrypt) { 1820 ai->config.rates[i] = 0; 1821 } 1822 } 1823 } 1824 } 1825 1826 static int writeConfigRid(struct airo_info *ai, int lock) 1827 { 1828 ConfigRid cfgr; 1829 1830 if (!test_bit (FLAG_COMMIT, &ai->flags)) 1831 return SUCCESS; 1832 1833 clear_bit (FLAG_COMMIT, &ai->flags); 1834 clear_bit (FLAG_RESET, &ai->flags); 1835 checkThrottle(ai); 1836 cfgr = ai->config; 1837 1838 if ((cfgr.opmode & MODE_CFG_MASK) == MODE_STA_IBSS) 1839 set_bit(FLAG_ADHOC, &ai->flags); 1840 else 1841 clear_bit(FLAG_ADHOC, &ai->flags); 1842 1843 return PC4500_writerid( ai, RID_CONFIG, &cfgr, sizeof(cfgr), lock); 1844 } 1845 1846 static int readStatusRid(struct airo_info *ai, StatusRid *statr, int lock) 1847 { 1848 return PC4500_readrid(ai, RID_STATUS, statr, sizeof(*statr), lock); 1849 } 1850 1851 static int writeAPListRid(struct airo_info *ai, APListRid *aplr, int lock) 1852 { 1853 return PC4500_writerid(ai, RID_APLIST, aplr, sizeof(*aplr), lock); 1854 } 1855 1856 static int readCapabilityRid(struct airo_info *ai, CapabilityRid *capr, int lock) 1857 { 1858 return PC4500_readrid(ai, RID_CAPABILITIES, capr, sizeof(*capr), lock); 1859 } 1860 1861 static int readStatsRid(struct airo_info*ai, StatsRid *sr, int rid, int lock) 1862 { 1863 return PC4500_readrid(ai, rid, sr, sizeof(*sr), lock); 1864 } 1865 1866 static void try_auto_wep(struct airo_info *ai) 1867 { 1868 if (auto_wep && !test_bit(FLAG_RADIO_DOWN, &ai->flags)) { 1869 ai->expires = RUN_AT(3*HZ); 1870 wake_up_interruptible(&ai->thr_wait); 1871 } 1872 } 1873 1874 static int airo_open(struct net_device *dev) { 1875 struct airo_info *ai = dev->ml_priv; 1876 int rc = 0; 1877 1878 if (test_bit(FLAG_FLASHING, &ai->flags)) 1879 return -EIO; 1880 1881 /* Make sure the card is configured. 1882 * Wireless Extensions may postpone config changes until the card 1883 * is open (to pipeline changes and speed-up card setup). If 1884 * those changes are not yet committed, do it now - Jean II */ 1885 if (test_bit(FLAG_COMMIT, &ai->flags)) { 1886 disable_MAC(ai, 1); 1887 writeConfigRid(ai, 1); 1888 } 1889 1890 if (ai->wifidev != dev) { 1891 clear_bit(JOB_DIE, &ai->jobs); 1892 ai->airo_thread_task = kthread_run(airo_thread, dev, "%s", 1893 dev->name); 1894 if (IS_ERR(ai->airo_thread_task)) 1895 return (int)PTR_ERR(ai->airo_thread_task); 1896 1897 rc = request_irq(dev->irq, airo_interrupt, IRQF_SHARED, 1898 dev->name, dev); 1899 if (rc) { 1900 airo_print_err(dev->name, 1901 "register interrupt %d failed, rc %d", 1902 dev->irq, rc); 1903 set_bit(JOB_DIE, &ai->jobs); 1904 kthread_stop(ai->airo_thread_task); 1905 return rc; 1906 } 1907 1908 /* Power on the MAC controller (which may have been disabled) */ 1909 clear_bit(FLAG_RADIO_DOWN, &ai->flags); 1910 enable_interrupts(ai); 1911 1912 try_auto_wep(ai); 1913 } 1914 enable_MAC(ai, 1); 1915 1916 netif_start_queue(dev); 1917 return 0; 1918 } 1919 1920 static netdev_tx_t mpi_start_xmit(struct sk_buff *skb, 1921 struct net_device *dev) 1922 { 1923 int npacks, pending; 1924 unsigned long flags; 1925 struct airo_info *ai = dev->ml_priv; 1926 1927 if (!skb) { 1928 airo_print_err(dev->name, "%s: skb == NULL!",__func__); 1929 return NETDEV_TX_OK; 1930 } 1931 npacks = skb_queue_len (&ai->txq); 1932 1933 if (npacks >= MAXTXQ - 1) { 1934 netif_stop_queue (dev); 1935 if (npacks > MAXTXQ) { 1936 dev->stats.tx_fifo_errors++; 1937 return NETDEV_TX_BUSY; 1938 } 1939 skb_queue_tail (&ai->txq, skb); 1940 return NETDEV_TX_OK; 1941 } 1942 1943 spin_lock_irqsave(&ai->aux_lock, flags); 1944 skb_queue_tail (&ai->txq, skb); 1945 pending = test_bit(FLAG_PENDING_XMIT, &ai->flags); 1946 spin_unlock_irqrestore(&ai->aux_lock,flags); 1947 netif_wake_queue (dev); 1948 1949 if (pending == 0) { 1950 set_bit(FLAG_PENDING_XMIT, &ai->flags); 1951 mpi_send_packet (dev); 1952 } 1953 return NETDEV_TX_OK; 1954 } 1955 1956 /* 1957 * @mpi_send_packet 1958 * 1959 * Attempt to transmit a packet. Can be called from interrupt 1960 * or transmit . return number of packets we tried to send 1961 */ 1962 1963 static int mpi_send_packet (struct net_device *dev) 1964 { 1965 struct sk_buff *skb; 1966 unsigned char *buffer; 1967 s16 len; 1968 __le16 *payloadLen; 1969 struct airo_info *ai = dev->ml_priv; 1970 u8 *sendbuf; 1971 1972 /* get a packet to send */ 1973 1974 if ((skb = skb_dequeue(&ai->txq)) == NULL) { 1975 airo_print_err(dev->name, 1976 "%s: Dequeue'd zero in send_packet()", 1977 __func__); 1978 return 0; 1979 } 1980 1981 /* check min length*/ 1982 len = ETH_ZLEN < skb->len ? skb->len : ETH_ZLEN; 1983 buffer = skb->data; 1984 1985 ai->txfids[0].tx_desc.offset = 0; 1986 ai->txfids[0].tx_desc.valid = 1; 1987 ai->txfids[0].tx_desc.eoc = 1; 1988 ai->txfids[0].tx_desc.len =len+sizeof(WifiHdr); 1989 1990 /* 1991 * Magic, the cards firmware needs a length count (2 bytes) in the host buffer 1992 * right after TXFID_HDR.The TXFID_HDR contains the status short so payloadlen 1993 * is immediately after it. ------------------------------------------------ 1994 * |TXFIDHDR+STATUS|PAYLOADLEN|802.3HDR|PACKETDATA| 1995 * ------------------------------------------------ 1996 */ 1997 1998 memcpy(ai->txfids[0].virtual_host_addr, 1999 (char *)&wifictlhdr8023, sizeof(wifictlhdr8023)); 2000 2001 payloadLen = (__le16 *)(ai->txfids[0].virtual_host_addr + 2002 sizeof(wifictlhdr8023)); 2003 sendbuf = ai->txfids[0].virtual_host_addr + 2004 sizeof(wifictlhdr8023) + 2 ; 2005 2006 /* 2007 * Firmware automatically puts 802 header on so 2008 * we don't need to account for it in the length 2009 */ 2010 if (test_bit(FLAG_MIC_CAPABLE, &ai->flags) && ai->micstats.enabled && 2011 (ntohs(((__be16 *)buffer)[6]) != 0x888E)) { 2012 MICBuffer pMic; 2013 2014 if (encapsulate(ai, (etherHead *)buffer, &pMic, len - sizeof(etherHead)) != SUCCESS) 2015 return ERROR; 2016 2017 *payloadLen = cpu_to_le16(len-sizeof(etherHead)+sizeof(pMic)); 2018 ai->txfids[0].tx_desc.len += sizeof(pMic); 2019 /* copy data into airo dma buffer */ 2020 memcpy (sendbuf, buffer, sizeof(etherHead)); 2021 buffer += sizeof(etherHead); 2022 sendbuf += sizeof(etherHead); 2023 memcpy (sendbuf, &pMic, sizeof(pMic)); 2024 sendbuf += sizeof(pMic); 2025 memcpy (sendbuf, buffer, len - sizeof(etherHead)); 2026 } else { 2027 *payloadLen = cpu_to_le16(len - sizeof(etherHead)); 2028 2029 dev->trans_start = jiffies; 2030 2031 /* copy data into airo dma buffer */ 2032 memcpy(sendbuf, buffer, len); 2033 } 2034 2035 memcpy_toio(ai->txfids[0].card_ram_off, 2036 &ai->txfids[0].tx_desc, sizeof(TxFid)); 2037 2038 OUT4500(ai, EVACK, 8); 2039 2040 dev_kfree_skb_any(skb); 2041 return 1; 2042 } 2043 2044 static void get_tx_error(struct airo_info *ai, s32 fid) 2045 { 2046 __le16 status; 2047 2048 if (fid < 0) 2049 status = ((WifiCtlHdr *)ai->txfids[0].virtual_host_addr)->ctlhdr.status; 2050 else { 2051 if (bap_setup(ai, ai->fids[fid] & 0xffff, 4, BAP0) != SUCCESS) 2052 return; 2053 bap_read(ai, &status, 2, BAP0); 2054 } 2055 if (le16_to_cpu(status) & 2) /* Too many retries */ 2056 ai->dev->stats.tx_aborted_errors++; 2057 if (le16_to_cpu(status) & 4) /* Transmit lifetime exceeded */ 2058 ai->dev->stats.tx_heartbeat_errors++; 2059 if (le16_to_cpu(status) & 8) /* Aid fail */ 2060 { } 2061 if (le16_to_cpu(status) & 0x10) /* MAC disabled */ 2062 ai->dev->stats.tx_carrier_errors++; 2063 if (le16_to_cpu(status) & 0x20) /* Association lost */ 2064 { } 2065 /* We produce a TXDROP event only for retry or lifetime 2066 * exceeded, because that's the only status that really mean 2067 * that this particular node went away. 2068 * Other errors means that *we* screwed up. - Jean II */ 2069 if ((le16_to_cpu(status) & 2) || 2070 (le16_to_cpu(status) & 4)) { 2071 union iwreq_data wrqu; 2072 char junk[0x18]; 2073 2074 /* Faster to skip over useless data than to do 2075 * another bap_setup(). We are at offset 0x6 and 2076 * need to go to 0x18 and read 6 bytes - Jean II */ 2077 bap_read(ai, (__le16 *) junk, 0x18, BAP0); 2078 2079 /* Copy 802.11 dest address. 2080 * We use the 802.11 header because the frame may 2081 * not be 802.3 or may be mangled... 2082 * In Ad-Hoc mode, it will be the node address. 2083 * In managed mode, it will be most likely the AP addr 2084 * User space will figure out how to convert it to 2085 * whatever it needs (IP address or else). 2086 * - Jean II */ 2087 memcpy(wrqu.addr.sa_data, junk + 0x12, ETH_ALEN); 2088 wrqu.addr.sa_family = ARPHRD_ETHER; 2089 2090 /* Send event to user space */ 2091 wireless_send_event(ai->dev, IWEVTXDROP, &wrqu, NULL); 2092 } 2093 } 2094 2095 static void airo_end_xmit(struct net_device *dev) { 2096 u16 status; 2097 int i; 2098 struct airo_info *priv = dev->ml_priv; 2099 struct sk_buff *skb = priv->xmit.skb; 2100 int fid = priv->xmit.fid; 2101 u32 *fids = priv->fids; 2102 2103 clear_bit(JOB_XMIT, &priv->jobs); 2104 clear_bit(FLAG_PENDING_XMIT, &priv->flags); 2105 status = transmit_802_3_packet (priv, fids[fid], skb->data); 2106 up(&priv->sem); 2107 2108 i = 0; 2109 if ( status == SUCCESS ) { 2110 dev->trans_start = jiffies; 2111 for (; i < MAX_FIDS / 2 && (priv->fids[i] & 0xffff0000); i++); 2112 } else { 2113 priv->fids[fid] &= 0xffff; 2114 dev->stats.tx_window_errors++; 2115 } 2116 if (i < MAX_FIDS / 2) 2117 netif_wake_queue(dev); 2118 dev_kfree_skb(skb); 2119 } 2120 2121 static netdev_tx_t airo_start_xmit(struct sk_buff *skb, 2122 struct net_device *dev) 2123 { 2124 s16 len; 2125 int i, j; 2126 struct airo_info *priv = dev->ml_priv; 2127 u32 *fids = priv->fids; 2128 2129 if ( skb == NULL ) { 2130 airo_print_err(dev->name, "%s: skb == NULL!", __func__); 2131 return NETDEV_TX_OK; 2132 } 2133 2134 /* Find a vacant FID */ 2135 for( i = 0; i < MAX_FIDS / 2 && (fids[i] & 0xffff0000); i++ ); 2136 for( j = i + 1; j < MAX_FIDS / 2 && (fids[j] & 0xffff0000); j++ ); 2137 2138 if ( j >= MAX_FIDS / 2 ) { 2139 netif_stop_queue(dev); 2140 2141 if (i == MAX_FIDS / 2) { 2142 dev->stats.tx_fifo_errors++; 2143 return NETDEV_TX_BUSY; 2144 } 2145 } 2146 /* check min length*/ 2147 len = ETH_ZLEN < skb->len ? skb->len : ETH_ZLEN; 2148 /* Mark fid as used & save length for later */ 2149 fids[i] |= (len << 16); 2150 priv->xmit.skb = skb; 2151 priv->xmit.fid = i; 2152 if (down_trylock(&priv->sem) != 0) { 2153 set_bit(FLAG_PENDING_XMIT, &priv->flags); 2154 netif_stop_queue(dev); 2155 set_bit(JOB_XMIT, &priv->jobs); 2156 wake_up_interruptible(&priv->thr_wait); 2157 } else 2158 airo_end_xmit(dev); 2159 return NETDEV_TX_OK; 2160 } 2161 2162 static void airo_end_xmit11(struct net_device *dev) { 2163 u16 status; 2164 int i; 2165 struct airo_info *priv = dev->ml_priv; 2166 struct sk_buff *skb = priv->xmit11.skb; 2167 int fid = priv->xmit11.fid; 2168 u32 *fids = priv->fids; 2169 2170 clear_bit(JOB_XMIT11, &priv->jobs); 2171 clear_bit(FLAG_PENDING_XMIT11, &priv->flags); 2172 status = transmit_802_11_packet (priv, fids[fid], skb->data); 2173 up(&priv->sem); 2174 2175 i = MAX_FIDS / 2; 2176 if ( status == SUCCESS ) { 2177 dev->trans_start = jiffies; 2178 for (; i < MAX_FIDS && (priv->fids[i] & 0xffff0000); i++); 2179 } else { 2180 priv->fids[fid] &= 0xffff; 2181 dev->stats.tx_window_errors++; 2182 } 2183 if (i < MAX_FIDS) 2184 netif_wake_queue(dev); 2185 dev_kfree_skb(skb); 2186 } 2187 2188 static netdev_tx_t airo_start_xmit11(struct sk_buff *skb, 2189 struct net_device *dev) 2190 { 2191 s16 len; 2192 int i, j; 2193 struct airo_info *priv = dev->ml_priv; 2194 u32 *fids = priv->fids; 2195 2196 if (test_bit(FLAG_MPI, &priv->flags)) { 2197 /* Not implemented yet for MPI350 */ 2198 netif_stop_queue(dev); 2199 dev_kfree_skb_any(skb); 2200 return NETDEV_TX_OK; 2201 } 2202 2203 if ( skb == NULL ) { 2204 airo_print_err(dev->name, "%s: skb == NULL!", __func__); 2205 return NETDEV_TX_OK; 2206 } 2207 2208 /* Find a vacant FID */ 2209 for( i = MAX_FIDS / 2; i < MAX_FIDS && (fids[i] & 0xffff0000); i++ ); 2210 for( j = i + 1; j < MAX_FIDS && (fids[j] & 0xffff0000); j++ ); 2211 2212 if ( j >= MAX_FIDS ) { 2213 netif_stop_queue(dev); 2214 2215 if (i == MAX_FIDS) { 2216 dev->stats.tx_fifo_errors++; 2217 return NETDEV_TX_BUSY; 2218 } 2219 } 2220 /* check min length*/ 2221 len = ETH_ZLEN < skb->len ? skb->len : ETH_ZLEN; 2222 /* Mark fid as used & save length for later */ 2223 fids[i] |= (len << 16); 2224 priv->xmit11.skb = skb; 2225 priv->xmit11.fid = i; 2226 if (down_trylock(&priv->sem) != 0) { 2227 set_bit(FLAG_PENDING_XMIT11, &priv->flags); 2228 netif_stop_queue(dev); 2229 set_bit(JOB_XMIT11, &priv->jobs); 2230 wake_up_interruptible(&priv->thr_wait); 2231 } else 2232 airo_end_xmit11(dev); 2233 return NETDEV_TX_OK; 2234 } 2235 2236 static void airo_read_stats(struct net_device *dev) 2237 { 2238 struct airo_info *ai = dev->ml_priv; 2239 StatsRid stats_rid; 2240 __le32 *vals = stats_rid.vals; 2241 2242 clear_bit(JOB_STATS, &ai->jobs); 2243 if (ai->power.event) { 2244 up(&ai->sem); 2245 return; 2246 } 2247 readStatsRid(ai, &stats_rid, RID_STATS, 0); 2248 up(&ai->sem); 2249 2250 dev->stats.rx_packets = le32_to_cpu(vals[43]) + le32_to_cpu(vals[44]) + 2251 le32_to_cpu(vals[45]); 2252 dev->stats.tx_packets = le32_to_cpu(vals[39]) + le32_to_cpu(vals[40]) + 2253 le32_to_cpu(vals[41]); 2254 dev->stats.rx_bytes = le32_to_cpu(vals[92]); 2255 dev->stats.tx_bytes = le32_to_cpu(vals[91]); 2256 dev->stats.rx_errors = le32_to_cpu(vals[0]) + le32_to_cpu(vals[2]) + 2257 le32_to_cpu(vals[3]) + le32_to_cpu(vals[4]); 2258 dev->stats.tx_errors = le32_to_cpu(vals[42]) + 2259 dev->stats.tx_fifo_errors; 2260 dev->stats.multicast = le32_to_cpu(vals[43]); 2261 dev->stats.collisions = le32_to_cpu(vals[89]); 2262 2263 /* detailed rx_errors: */ 2264 dev->stats.rx_length_errors = le32_to_cpu(vals[3]); 2265 dev->stats.rx_crc_errors = le32_to_cpu(vals[4]); 2266 dev->stats.rx_frame_errors = le32_to_cpu(vals[2]); 2267 dev->stats.rx_fifo_errors = le32_to_cpu(vals[0]); 2268 } 2269 2270 static struct net_device_stats *airo_get_stats(struct net_device *dev) 2271 { 2272 struct airo_info *local = dev->ml_priv; 2273 2274 if (!test_bit(JOB_STATS, &local->jobs)) { 2275 /* Get stats out of the card if available */ 2276 if (down_trylock(&local->sem) != 0) { 2277 set_bit(JOB_STATS, &local->jobs); 2278 wake_up_interruptible(&local->thr_wait); 2279 } else 2280 airo_read_stats(dev); 2281 } 2282 2283 return &dev->stats; 2284 } 2285 2286 static void airo_set_promisc(struct airo_info *ai) { 2287 Cmd cmd; 2288 Resp rsp; 2289 2290 memset(&cmd, 0, sizeof(cmd)); 2291 cmd.cmd=CMD_SETMODE; 2292 clear_bit(JOB_PROMISC, &ai->jobs); 2293 cmd.parm0=(ai->flags&IFF_PROMISC) ? PROMISC : NOPROMISC; 2294 issuecommand(ai, &cmd, &rsp); 2295 up(&ai->sem); 2296 } 2297 2298 static void airo_set_multicast_list(struct net_device *dev) { 2299 struct airo_info *ai = dev->ml_priv; 2300 2301 if ((dev->flags ^ ai->flags) & IFF_PROMISC) { 2302 change_bit(FLAG_PROMISC, &ai->flags); 2303 if (down_trylock(&ai->sem) != 0) { 2304 set_bit(JOB_PROMISC, &ai->jobs); 2305 wake_up_interruptible(&ai->thr_wait); 2306 } else 2307 airo_set_promisc(ai); 2308 } 2309 2310 if ((dev->flags&IFF_ALLMULTI) || !netdev_mc_empty(dev)) { 2311 /* Turn on multicast. (Should be already setup...) */ 2312 } 2313 } 2314 2315 static int airo_set_mac_address(struct net_device *dev, void *p) 2316 { 2317 struct airo_info *ai = dev->ml_priv; 2318 struct sockaddr *addr = p; 2319 2320 readConfigRid(ai, 1); 2321 memcpy (ai->config.macAddr, addr->sa_data, dev->addr_len); 2322 set_bit (FLAG_COMMIT, &ai->flags); 2323 disable_MAC(ai, 1); 2324 writeConfigRid (ai, 1); 2325 enable_MAC(ai, 1); 2326 memcpy (ai->dev->dev_addr, addr->sa_data, dev->addr_len); 2327 if (ai->wifidev) 2328 memcpy (ai->wifidev->dev_addr, addr->sa_data, dev->addr_len); 2329 return 0; 2330 } 2331 2332 static int airo_change_mtu(struct net_device *dev, int new_mtu) 2333 { 2334 if ((new_mtu < 68) || (new_mtu > 2400)) 2335 return -EINVAL; 2336 dev->mtu = new_mtu; 2337 return 0; 2338 } 2339 2340 static LIST_HEAD(airo_devices); 2341 2342 static void add_airo_dev(struct airo_info *ai) 2343 { 2344 /* Upper layers already keep track of PCI devices, 2345 * so we only need to remember our non-PCI cards. */ 2346 if (!ai->pci) 2347 list_add_tail(&ai->dev_list, &airo_devices); 2348 } 2349 2350 static void del_airo_dev(struct airo_info *ai) 2351 { 2352 if (!ai->pci) 2353 list_del(&ai->dev_list); 2354 } 2355 2356 static int airo_close(struct net_device *dev) { 2357 struct airo_info *ai = dev->ml_priv; 2358 2359 netif_stop_queue(dev); 2360 2361 if (ai->wifidev != dev) { 2362 #ifdef POWER_ON_DOWN 2363 /* Shut power to the card. The idea is that the user can save 2364 * power when he doesn't need the card with "ifconfig down". 2365 * That's the method that is most friendly towards the network 2366 * stack (i.e. the network stack won't try to broadcast 2367 * anything on the interface and routes are gone. Jean II */ 2368 set_bit(FLAG_RADIO_DOWN, &ai->flags); 2369 disable_MAC(ai, 1); 2370 #endif 2371 disable_interrupts( ai ); 2372 2373 free_irq(dev->irq, dev); 2374 2375 set_bit(JOB_DIE, &ai->jobs); 2376 kthread_stop(ai->airo_thread_task); 2377 } 2378 return 0; 2379 } 2380 2381 void stop_airo_card( struct net_device *dev, int freeres ) 2382 { 2383 struct airo_info *ai = dev->ml_priv; 2384 2385 set_bit(FLAG_RADIO_DOWN, &ai->flags); 2386 disable_MAC(ai, 1); 2387 disable_interrupts(ai); 2388 takedown_proc_entry( dev, ai ); 2389 if (test_bit(FLAG_REGISTERED, &ai->flags)) { 2390 unregister_netdev( dev ); 2391 if (ai->wifidev) { 2392 unregister_netdev(ai->wifidev); 2393 free_netdev(ai->wifidev); 2394 ai->wifidev = NULL; 2395 } 2396 clear_bit(FLAG_REGISTERED, &ai->flags); 2397 } 2398 /* 2399 * Clean out tx queue 2400 */ 2401 if (test_bit(FLAG_MPI, &ai->flags) && !skb_queue_empty(&ai->txq)) { 2402 struct sk_buff *skb = NULL; 2403 for (;(skb = skb_dequeue(&ai->txq));) 2404 dev_kfree_skb(skb); 2405 } 2406 2407 airo_networks_free (ai); 2408 2409 kfree(ai->flash); 2410 kfree(ai->rssi); 2411 kfree(ai->SSID); 2412 if (freeres) { 2413 /* PCMCIA frees this stuff, so only for PCI and ISA */ 2414 release_region( dev->base_addr, 64 ); 2415 if (test_bit(FLAG_MPI, &ai->flags)) { 2416 if (ai->pci) 2417 mpi_unmap_card(ai->pci); 2418 if (ai->pcimem) 2419 iounmap(ai->pcimem); 2420 if (ai->pciaux) 2421 iounmap(ai->pciaux); 2422 pci_free_consistent(ai->pci, PCI_SHARED_LEN, 2423 ai->shared, ai->shared_dma); 2424 } 2425 } 2426 crypto_free_cipher(ai->tfm); 2427 del_airo_dev(ai); 2428 free_netdev( dev ); 2429 } 2430 2431 EXPORT_SYMBOL(stop_airo_card); 2432 2433 static int wll_header_parse(const struct sk_buff *skb, unsigned char *haddr) 2434 { 2435 memcpy(haddr, skb_mac_header(skb) + 10, ETH_ALEN); 2436 return ETH_ALEN; 2437 } 2438 2439 static void mpi_unmap_card(struct pci_dev *pci) 2440 { 2441 unsigned long mem_start = pci_resource_start(pci, 1); 2442 unsigned long mem_len = pci_resource_len(pci, 1); 2443 unsigned long aux_start = pci_resource_start(pci, 2); 2444 unsigned long aux_len = AUXMEMSIZE; 2445 2446 release_mem_region(aux_start, aux_len); 2447 release_mem_region(mem_start, mem_len); 2448 } 2449 2450 /************************************************************* 2451 * This routine assumes that descriptors have been setup . 2452 * Run at insmod time or after reset when the decriptors 2453 * have been initialized . Returns 0 if all is well nz 2454 * otherwise . Does not allocate memory but sets up card 2455 * using previously allocated descriptors. 2456 */ 2457 static int mpi_init_descriptors (struct airo_info *ai) 2458 { 2459 Cmd cmd; 2460 Resp rsp; 2461 int i; 2462 int rc = SUCCESS; 2463 2464 /* Alloc card RX descriptors */ 2465 netif_stop_queue(ai->dev); 2466 2467 memset(&rsp,0,sizeof(rsp)); 2468 memset(&cmd,0,sizeof(cmd)); 2469 2470 cmd.cmd = CMD_ALLOCATEAUX; 2471 cmd.parm0 = FID_RX; 2472 cmd.parm1 = (ai->rxfids[0].card_ram_off - ai->pciaux); 2473 cmd.parm2 = MPI_MAX_FIDS; 2474 rc=issuecommand(ai, &cmd, &rsp); 2475 if (rc != SUCCESS) { 2476 airo_print_err(ai->dev->name, "Couldn't allocate RX FID"); 2477 return rc; 2478 } 2479 2480 for (i=0; i<MPI_MAX_FIDS; i++) { 2481 memcpy_toio(ai->rxfids[i].card_ram_off, 2482 &ai->rxfids[i].rx_desc, sizeof(RxFid)); 2483 } 2484 2485 /* Alloc card TX descriptors */ 2486 2487 memset(&rsp,0,sizeof(rsp)); 2488 memset(&cmd,0,sizeof(cmd)); 2489 2490 cmd.cmd = CMD_ALLOCATEAUX; 2491 cmd.parm0 = FID_TX; 2492 cmd.parm1 = (ai->txfids[0].card_ram_off - ai->pciaux); 2493 cmd.parm2 = MPI_MAX_FIDS; 2494 2495 for (i=0; i<MPI_MAX_FIDS; i++) { 2496 ai->txfids[i].tx_desc.valid = 1; 2497 memcpy_toio(ai->txfids[i].card_ram_off, 2498 &ai->txfids[i].tx_desc, sizeof(TxFid)); 2499 } 2500 ai->txfids[i-1].tx_desc.eoc = 1; /* Last descriptor has EOC set */ 2501 2502 rc=issuecommand(ai, &cmd, &rsp); 2503 if (rc != SUCCESS) { 2504 airo_print_err(ai->dev->name, "Couldn't allocate TX FID"); 2505 return rc; 2506 } 2507 2508 /* Alloc card Rid descriptor */ 2509 memset(&rsp,0,sizeof(rsp)); 2510 memset(&cmd,0,sizeof(cmd)); 2511 2512 cmd.cmd = CMD_ALLOCATEAUX; 2513 cmd.parm0 = RID_RW; 2514 cmd.parm1 = (ai->config_desc.card_ram_off - ai->pciaux); 2515 cmd.parm2 = 1; /* Magic number... */ 2516 rc=issuecommand(ai, &cmd, &rsp); 2517 if (rc != SUCCESS) { 2518 airo_print_err(ai->dev->name, "Couldn't allocate RID"); 2519 return rc; 2520 } 2521 2522 memcpy_toio(ai->config_desc.card_ram_off, 2523 &ai->config_desc.rid_desc, sizeof(Rid)); 2524 2525 return rc; 2526 } 2527 2528 /* 2529 * We are setting up three things here: 2530 * 1) Map AUX memory for descriptors: Rid, TxFid, or RxFid. 2531 * 2) Map PCI memory for issuing commands. 2532 * 3) Allocate memory (shared) to send and receive ethernet frames. 2533 */ 2534 static int mpi_map_card(struct airo_info *ai, struct pci_dev *pci) 2535 { 2536 unsigned long mem_start, mem_len, aux_start, aux_len; 2537 int rc = -1; 2538 int i; 2539 dma_addr_t busaddroff; 2540 unsigned char *vpackoff; 2541 unsigned char __iomem *pciaddroff; 2542 2543 mem_start = pci_resource_start(pci, 1); 2544 mem_len = pci_resource_len(pci, 1); 2545 aux_start = pci_resource_start(pci, 2); 2546 aux_len = AUXMEMSIZE; 2547 2548 if (!request_mem_region(mem_start, mem_len, DRV_NAME)) { 2549 airo_print_err("", "Couldn't get region %x[%x]", 2550 (int)mem_start, (int)mem_len); 2551 goto out; 2552 } 2553 if (!request_mem_region(aux_start, aux_len, DRV_NAME)) { 2554 airo_print_err("", "Couldn't get region %x[%x]", 2555 (int)aux_start, (int)aux_len); 2556 goto free_region1; 2557 } 2558 2559 ai->pcimem = ioremap(mem_start, mem_len); 2560 if (!ai->pcimem) { 2561 airo_print_err("", "Couldn't map region %x[%x]", 2562 (int)mem_start, (int)mem_len); 2563 goto free_region2; 2564 } 2565 ai->pciaux = ioremap(aux_start, aux_len); 2566 if (!ai->pciaux) { 2567 airo_print_err("", "Couldn't map region %x[%x]", 2568 (int)aux_start, (int)aux_len); 2569 goto free_memmap; 2570 } 2571 2572 /* Reserve PKTSIZE for each fid and 2K for the Rids */ 2573 ai->shared = pci_alloc_consistent(pci, PCI_SHARED_LEN, &ai->shared_dma); 2574 if (!ai->shared) { 2575 airo_print_err("", "Couldn't alloc_consistent %d", 2576 PCI_SHARED_LEN); 2577 goto free_auxmap; 2578 } 2579 2580 /* 2581 * Setup descriptor RX, TX, CONFIG 2582 */ 2583 busaddroff = ai->shared_dma; 2584 pciaddroff = ai->pciaux + AUX_OFFSET; 2585 vpackoff = ai->shared; 2586 2587 /* RX descriptor setup */ 2588 for(i = 0; i < MPI_MAX_FIDS; i++) { 2589 ai->rxfids[i].pending = 0; 2590 ai->rxfids[i].card_ram_off = pciaddroff; 2591 ai->rxfids[i].virtual_host_addr = vpackoff; 2592 ai->rxfids[i].rx_desc.host_addr = busaddroff; 2593 ai->rxfids[i].rx_desc.valid = 1; 2594 ai->rxfids[i].rx_desc.len = PKTSIZE; 2595 ai->rxfids[i].rx_desc.rdy = 0; 2596 2597 pciaddroff += sizeof(RxFid); 2598 busaddroff += PKTSIZE; 2599 vpackoff += PKTSIZE; 2600 } 2601 2602 /* TX descriptor setup */ 2603 for(i = 0; i < MPI_MAX_FIDS; i++) { 2604 ai->txfids[i].card_ram_off = pciaddroff; 2605 ai->txfids[i].virtual_host_addr = vpackoff; 2606 ai->txfids[i].tx_desc.valid = 1; 2607 ai->txfids[i].tx_desc.host_addr = busaddroff; 2608 memcpy(ai->txfids[i].virtual_host_addr, 2609 &wifictlhdr8023, sizeof(wifictlhdr8023)); 2610 2611 pciaddroff += sizeof(TxFid); 2612 busaddroff += PKTSIZE; 2613 vpackoff += PKTSIZE; 2614 } 2615 ai->txfids[i-1].tx_desc.eoc = 1; /* Last descriptor has EOC set */ 2616 2617 /* Rid descriptor setup */ 2618 ai->config_desc.card_ram_off = pciaddroff; 2619 ai->config_desc.virtual_host_addr = vpackoff; 2620 ai->config_desc.rid_desc.host_addr = busaddroff; 2621 ai->ridbus = busaddroff; 2622 ai->config_desc.rid_desc.rid = 0; 2623 ai->config_desc.rid_desc.len = RIDSIZE; 2624 ai->config_desc.rid_desc.valid = 1; 2625 pciaddroff += sizeof(Rid); 2626 busaddroff += RIDSIZE; 2627 vpackoff += RIDSIZE; 2628 2629 /* Tell card about descriptors */ 2630 if (mpi_init_descriptors (ai) != SUCCESS) 2631 goto free_shared; 2632 2633 return 0; 2634 free_shared: 2635 pci_free_consistent(pci, PCI_SHARED_LEN, ai->shared, ai->shared_dma); 2636 free_auxmap: 2637 iounmap(ai->pciaux); 2638 free_memmap: 2639 iounmap(ai->pcimem); 2640 free_region2: 2641 release_mem_region(aux_start, aux_len); 2642 free_region1: 2643 release_mem_region(mem_start, mem_len); 2644 out: 2645 return rc; 2646 } 2647 2648 static const struct header_ops airo_header_ops = { 2649 .parse = wll_header_parse, 2650 }; 2651 2652 static const struct net_device_ops airo11_netdev_ops = { 2653 .ndo_open = airo_open, 2654 .ndo_stop = airo_close, 2655 .ndo_start_xmit = airo_start_xmit11, 2656 .ndo_get_stats = airo_get_stats, 2657 .ndo_set_mac_address = airo_set_mac_address, 2658 .ndo_do_ioctl = airo_ioctl, 2659 .ndo_change_mtu = airo_change_mtu, 2660 }; 2661 2662 static void wifi_setup(struct net_device *dev) 2663 { 2664 dev->netdev_ops = &airo11_netdev_ops; 2665 dev->header_ops = &airo_header_ops; 2666 dev->wireless_handlers = &airo_handler_def; 2667 2668 dev->type = ARPHRD_IEEE80211; 2669 dev->hard_header_len = ETH_HLEN; 2670 dev->mtu = AIRO_DEF_MTU; 2671 dev->addr_len = ETH_ALEN; 2672 dev->tx_queue_len = 100; 2673 2674 eth_broadcast_addr(dev->broadcast); 2675 2676 dev->flags = IFF_BROADCAST|IFF_MULTICAST; 2677 } 2678 2679 static struct net_device *init_wifidev(struct airo_info *ai, 2680 struct net_device *ethdev) 2681 { 2682 int err; 2683 struct net_device *dev = alloc_netdev(0, "wifi%d", NET_NAME_UNKNOWN, 2684 wifi_setup); 2685 if (!dev) 2686 return NULL; 2687 dev->ml_priv = ethdev->ml_priv; 2688 dev->irq = ethdev->irq; 2689 dev->base_addr = ethdev->base_addr; 2690 dev->wireless_data = ethdev->wireless_data; 2691 SET_NETDEV_DEV(dev, ethdev->dev.parent); 2692 eth_hw_addr_inherit(dev, ethdev); 2693 err = register_netdev(dev); 2694 if (err<0) { 2695 free_netdev(dev); 2696 return NULL; 2697 } 2698 return dev; 2699 } 2700 2701 static int reset_card( struct net_device *dev , int lock) { 2702 struct airo_info *ai = dev->ml_priv; 2703 2704 if (lock && down_interruptible(&ai->sem)) 2705 return -1; 2706 waitbusy (ai); 2707 OUT4500(ai,COMMAND,CMD_SOFTRESET); 2708 msleep(200); 2709 waitbusy (ai); 2710 msleep(200); 2711 if (lock) 2712 up(&ai->sem); 2713 return 0; 2714 } 2715 2716 #define AIRO_MAX_NETWORK_COUNT 64 2717 static int airo_networks_allocate(struct airo_info *ai) 2718 { 2719 if (ai->networks) 2720 return 0; 2721 2722 ai->networks = kcalloc(AIRO_MAX_NETWORK_COUNT, sizeof(BSSListElement), 2723 GFP_KERNEL); 2724 if (!ai->networks) { 2725 airo_print_warn("", "Out of memory allocating beacons"); 2726 return -ENOMEM; 2727 } 2728 2729 return 0; 2730 } 2731 2732 static void airo_networks_free(struct airo_info *ai) 2733 { 2734 kfree(ai->networks); 2735 ai->networks = NULL; 2736 } 2737 2738 static void airo_networks_initialize(struct airo_info *ai) 2739 { 2740 int i; 2741 2742 INIT_LIST_HEAD(&ai->network_free_list); 2743 INIT_LIST_HEAD(&ai->network_list); 2744 for (i = 0; i < AIRO_MAX_NETWORK_COUNT; i++) 2745 list_add_tail(&ai->networks[i].list, 2746 &ai->network_free_list); 2747 } 2748 2749 static const struct net_device_ops airo_netdev_ops = { 2750 .ndo_open = airo_open, 2751 .ndo_stop = airo_close, 2752 .ndo_start_xmit = airo_start_xmit, 2753 .ndo_get_stats = airo_get_stats, 2754 .ndo_set_rx_mode = airo_set_multicast_list, 2755 .ndo_set_mac_address = airo_set_mac_address, 2756 .ndo_do_ioctl = airo_ioctl, 2757 .ndo_change_mtu = airo_change_mtu, 2758 .ndo_validate_addr = eth_validate_addr, 2759 }; 2760 2761 static const struct net_device_ops mpi_netdev_ops = { 2762 .ndo_open = airo_open, 2763 .ndo_stop = airo_close, 2764 .ndo_start_xmit = mpi_start_xmit, 2765 .ndo_get_stats = airo_get_stats, 2766 .ndo_set_rx_mode = airo_set_multicast_list, 2767 .ndo_set_mac_address = airo_set_mac_address, 2768 .ndo_do_ioctl = airo_ioctl, 2769 .ndo_change_mtu = airo_change_mtu, 2770 .ndo_validate_addr = eth_validate_addr, 2771 }; 2772 2773 2774 static struct net_device *_init_airo_card( unsigned short irq, int port, 2775 int is_pcmcia, struct pci_dev *pci, 2776 struct device *dmdev ) 2777 { 2778 struct net_device *dev; 2779 struct airo_info *ai; 2780 int i, rc; 2781 CapabilityRid cap_rid; 2782 2783 /* Create the network device object. */ 2784 dev = alloc_netdev(sizeof(*ai), "", NET_NAME_UNKNOWN, ether_setup); 2785 if (!dev) { 2786 airo_print_err("", "Couldn't alloc_etherdev"); 2787 return NULL; 2788 } 2789 2790 ai = dev->ml_priv = netdev_priv(dev); 2791 ai->wifidev = NULL; 2792 ai->flags = 1 << FLAG_RADIO_DOWN; 2793 ai->jobs = 0; 2794 ai->dev = dev; 2795 if (pci && (pci->device == 0x5000 || pci->device == 0xa504)) { 2796 airo_print_dbg("", "Found an MPI350 card"); 2797 set_bit(FLAG_MPI, &ai->flags); 2798 } 2799 spin_lock_init(&ai->aux_lock); 2800 sema_init(&ai->sem, 1); 2801 ai->config.len = 0; 2802 ai->pci = pci; 2803 init_waitqueue_head (&ai->thr_wait); 2804 ai->tfm = NULL; 2805 add_airo_dev(ai); 2806 ai->APList.len = cpu_to_le16(sizeof(struct APListRid)); 2807 2808 if (airo_networks_allocate (ai)) 2809 goto err_out_free; 2810 airo_networks_initialize (ai); 2811 2812 skb_queue_head_init (&ai->txq); 2813 2814 /* The Airo-specific entries in the device structure. */ 2815 if (test_bit(FLAG_MPI,&ai->flags)) 2816 dev->netdev_ops = &mpi_netdev_ops; 2817 else 2818 dev->netdev_ops = &airo_netdev_ops; 2819 dev->wireless_handlers = &airo_handler_def; 2820 ai->wireless_data.spy_data = &ai->spy_data; 2821 dev->wireless_data = &ai->wireless_data; 2822 dev->irq = irq; 2823 dev->base_addr = port; 2824 dev->priv_flags &= ~IFF_TX_SKB_SHARING; 2825 2826 SET_NETDEV_DEV(dev, dmdev); 2827 2828 reset_card (dev, 1); 2829 msleep(400); 2830 2831 if (!is_pcmcia) { 2832 if (!request_region(dev->base_addr, 64, DRV_NAME)) { 2833 rc = -EBUSY; 2834 airo_print_err(dev->name, "Couldn't request region"); 2835 goto err_out_nets; 2836 } 2837 } 2838 2839 if (test_bit(FLAG_MPI,&ai->flags)) { 2840 if (mpi_map_card(ai, pci)) { 2841 airo_print_err("", "Could not map memory"); 2842 goto err_out_res; 2843 } 2844 } 2845 2846 if (probe) { 2847 if (setup_card(ai, dev->dev_addr, 1) != SUCCESS) { 2848 airo_print_err(dev->name, "MAC could not be enabled" ); 2849 rc = -EIO; 2850 goto err_out_map; 2851 } 2852 } else if (!test_bit(FLAG_MPI,&ai->flags)) { 2853 ai->bap_read = fast_bap_read; 2854 set_bit(FLAG_FLASHING, &ai->flags); 2855 } 2856 2857 strcpy(dev->name, "eth%d"); 2858 rc = register_netdev(dev); 2859 if (rc) { 2860 airo_print_err(dev->name, "Couldn't register_netdev"); 2861 goto err_out_map; 2862 } 2863 ai->wifidev = init_wifidev(ai, dev); 2864 if (!ai->wifidev) 2865 goto err_out_reg; 2866 2867 rc = readCapabilityRid(ai, &cap_rid, 1); 2868 if (rc != SUCCESS) { 2869 rc = -EIO; 2870 goto err_out_wifi; 2871 } 2872 /* WEP capability discovery */ 2873 ai->wep_capable = (cap_rid.softCap & cpu_to_le16(0x02)) ? 1 : 0; 2874 ai->max_wep_idx = (cap_rid.softCap & cpu_to_le16(0x80)) ? 3 : 0; 2875 2876 airo_print_info(dev->name, "Firmware version %x.%x.%02d", 2877 ((le16_to_cpu(cap_rid.softVer) >> 8) & 0xF), 2878 (le16_to_cpu(cap_rid.softVer) & 0xFF), 2879 le16_to_cpu(cap_rid.softSubVer)); 2880 2881 /* Test for WPA support */ 2882 /* Only firmware versions 5.30.17 or better can do WPA */ 2883 if (le16_to_cpu(cap_rid.softVer) > 0x530 2884 || (le16_to_cpu(cap_rid.softVer) == 0x530 2885 && le16_to_cpu(cap_rid.softSubVer) >= 17)) { 2886 airo_print_info(ai->dev->name, "WPA supported."); 2887 2888 set_bit(FLAG_WPA_CAPABLE, &ai->flags); 2889 ai->bssListFirst = RID_WPA_BSSLISTFIRST; 2890 ai->bssListNext = RID_WPA_BSSLISTNEXT; 2891 ai->bssListRidLen = sizeof(BSSListRid); 2892 } else { 2893 airo_print_info(ai->dev->name, "WPA unsupported with firmware " 2894 "versions older than 5.30.17."); 2895 2896 ai->bssListFirst = RID_BSSLISTFIRST; 2897 ai->bssListNext = RID_BSSLISTNEXT; 2898 ai->bssListRidLen = sizeof(BSSListRid) - sizeof(BSSListRidExtra); 2899 } 2900 2901 set_bit(FLAG_REGISTERED,&ai->flags); 2902 airo_print_info(dev->name, "MAC enabled %pM", dev->dev_addr); 2903 2904 /* Allocate the transmit buffers */ 2905 if (probe && !test_bit(FLAG_MPI,&ai->flags)) 2906 for( i = 0; i < MAX_FIDS; i++ ) 2907 ai->fids[i] = transmit_allocate(ai,AIRO_DEF_MTU,i>=MAX_FIDS/2); 2908 2909 if (setup_proc_entry(dev, dev->ml_priv) < 0) 2910 goto err_out_wifi; 2911 2912 return dev; 2913 2914 err_out_wifi: 2915 unregister_netdev(ai->wifidev); 2916 free_netdev(ai->wifidev); 2917 err_out_reg: 2918 unregister_netdev(dev); 2919 err_out_map: 2920 if (test_bit(FLAG_MPI,&ai->flags) && pci) { 2921 pci_free_consistent(pci, PCI_SHARED_LEN, ai->shared, ai->shared_dma); 2922 iounmap(ai->pciaux); 2923 iounmap(ai->pcimem); 2924 mpi_unmap_card(ai->pci); 2925 } 2926 err_out_res: 2927 if (!is_pcmcia) 2928 release_region( dev->base_addr, 64 ); 2929 err_out_nets: 2930 airo_networks_free(ai); 2931 err_out_free: 2932 del_airo_dev(ai); 2933 free_netdev(dev); 2934 return NULL; 2935 } 2936 2937 struct net_device *init_airo_card( unsigned short irq, int port, int is_pcmcia, 2938 struct device *dmdev) 2939 { 2940 return _init_airo_card ( irq, port, is_pcmcia, NULL, dmdev); 2941 } 2942 2943 EXPORT_SYMBOL(init_airo_card); 2944 2945 static int waitbusy (struct airo_info *ai) { 2946 int delay = 0; 2947 while ((IN4500(ai, COMMAND) & COMMAND_BUSY) && (delay < 10000)) { 2948 udelay (10); 2949 if ((++delay % 20) == 0) 2950 OUT4500(ai, EVACK, EV_CLEARCOMMANDBUSY); 2951 } 2952 return delay < 10000; 2953 } 2954 2955 int reset_airo_card( struct net_device *dev ) 2956 { 2957 int i; 2958 struct airo_info *ai = dev->ml_priv; 2959 2960 if (reset_card (dev, 1)) 2961 return -1; 2962 2963 if ( setup_card(ai, dev->dev_addr, 1 ) != SUCCESS ) { 2964 airo_print_err(dev->name, "MAC could not be enabled"); 2965 return -1; 2966 } 2967 airo_print_info(dev->name, "MAC enabled %pM", dev->dev_addr); 2968 /* Allocate the transmit buffers if needed */ 2969 if (!test_bit(FLAG_MPI,&ai->flags)) 2970 for( i = 0; i < MAX_FIDS; i++ ) 2971 ai->fids[i] = transmit_allocate (ai,AIRO_DEF_MTU,i>=MAX_FIDS/2); 2972 2973 enable_interrupts( ai ); 2974 netif_wake_queue(dev); 2975 return 0; 2976 } 2977 2978 EXPORT_SYMBOL(reset_airo_card); 2979 2980 static void airo_send_event(struct net_device *dev) { 2981 struct airo_info *ai = dev->ml_priv; 2982 union iwreq_data wrqu; 2983 StatusRid status_rid; 2984 2985 clear_bit(JOB_EVENT, &ai->jobs); 2986 PC4500_readrid(ai, RID_STATUS, &status_rid, sizeof(status_rid), 0); 2987 up(&ai->sem); 2988 wrqu.data.length = 0; 2989 wrqu.data.flags = 0; 2990 memcpy(wrqu.ap_addr.sa_data, status_rid.bssid[0], ETH_ALEN); 2991 wrqu.ap_addr.sa_family = ARPHRD_ETHER; 2992 2993 /* Send event to user space */ 2994 wireless_send_event(dev, SIOCGIWAP, &wrqu, NULL); 2995 } 2996 2997 static void airo_process_scan_results (struct airo_info *ai) { 2998 union iwreq_data wrqu; 2999 BSSListRid bss; 3000 int rc; 3001 BSSListElement * loop_net; 3002 BSSListElement * tmp_net; 3003 3004 /* Blow away current list of scan results */ 3005 list_for_each_entry_safe (loop_net, tmp_net, &ai->network_list, list) { 3006 list_move_tail (&loop_net->list, &ai->network_free_list); 3007 /* Don't blow away ->list, just BSS data */ 3008 memset (loop_net, 0, sizeof (loop_net->bss)); 3009 } 3010 3011 /* Try to read the first entry of the scan result */ 3012 rc = PC4500_readrid(ai, ai->bssListFirst, &bss, ai->bssListRidLen, 0); 3013 if((rc) || (bss.index == cpu_to_le16(0xffff))) { 3014 /* No scan results */ 3015 goto out; 3016 } 3017 3018 /* Read and parse all entries */ 3019 tmp_net = NULL; 3020 while((!rc) && (bss.index != cpu_to_le16(0xffff))) { 3021 /* Grab a network off the free list */ 3022 if (!list_empty(&ai->network_free_list)) { 3023 tmp_net = list_entry(ai->network_free_list.next, 3024 BSSListElement, list); 3025 list_del(ai->network_free_list.next); 3026 } 3027 3028 if (tmp_net != NULL) { 3029 memcpy(tmp_net, &bss, sizeof(tmp_net->bss)); 3030 list_add_tail(&tmp_net->list, &ai->network_list); 3031 tmp_net = NULL; 3032 } 3033 3034 /* Read next entry */ 3035 rc = PC4500_readrid(ai, ai->bssListNext, 3036 &bss, ai->bssListRidLen, 0); 3037 } 3038 3039 out: 3040 /* write APList back (we cleared it in airo_set_scan) */ 3041 disable_MAC(ai, 2); 3042 writeAPListRid(ai, &ai->APList, 0); 3043 enable_MAC(ai, 0); 3044 3045 ai->scan_timeout = 0; 3046 clear_bit(JOB_SCAN_RESULTS, &ai->jobs); 3047 up(&ai->sem); 3048 3049 /* Send an empty event to user space. 3050 * We don't send the received data on 3051 * the event because it would require 3052 * us to do complex transcoding, and 3053 * we want to minimise the work done in 3054 * the irq handler. Use a request to 3055 * extract the data - Jean II */ 3056 wrqu.data.length = 0; 3057 wrqu.data.flags = 0; 3058 wireless_send_event(ai->dev, SIOCGIWSCAN, &wrqu, NULL); 3059 } 3060 3061 static int airo_thread(void *data) { 3062 struct net_device *dev = data; 3063 struct airo_info *ai = dev->ml_priv; 3064 int locked; 3065 3066 set_freezable(); 3067 while(1) { 3068 /* make swsusp happy with our thread */ 3069 try_to_freeze(); 3070 3071 if (test_bit(JOB_DIE, &ai->jobs)) 3072 break; 3073 3074 if (ai->jobs) { 3075 locked = down_interruptible(&ai->sem); 3076 } else { 3077 wait_queue_t wait; 3078 3079 init_waitqueue_entry(&wait, current); 3080 add_wait_queue(&ai->thr_wait, &wait); 3081 for (;;) { 3082 set_current_state(TASK_INTERRUPTIBLE); 3083 if (ai->jobs) 3084 break; 3085 if (ai->expires || ai->scan_timeout) { 3086 if (ai->scan_timeout && 3087 time_after_eq(jiffies,ai->scan_timeout)){ 3088 set_bit(JOB_SCAN_RESULTS, &ai->jobs); 3089 break; 3090 } else if (ai->expires && 3091 time_after_eq(jiffies,ai->expires)){ 3092 set_bit(JOB_AUTOWEP, &ai->jobs); 3093 break; 3094 } 3095 if (!kthread_should_stop() && 3096 !freezing(current)) { 3097 unsigned long wake_at; 3098 if (!ai->expires || !ai->scan_timeout) { 3099 wake_at = max(ai->expires, 3100 ai->scan_timeout); 3101 } else { 3102 wake_at = min(ai->expires, 3103 ai->scan_timeout); 3104 } 3105 schedule_timeout(wake_at - jiffies); 3106 continue; 3107 } 3108 } else if (!kthread_should_stop() && 3109 !freezing(current)) { 3110 schedule(); 3111 continue; 3112 } 3113 break; 3114 } 3115 current->state = TASK_RUNNING; 3116 remove_wait_queue(&ai->thr_wait, &wait); 3117 locked = 1; 3118 } 3119 3120 if (locked) 3121 continue; 3122 3123 if (test_bit(JOB_DIE, &ai->jobs)) { 3124 up(&ai->sem); 3125 break; 3126 } 3127 3128 if (ai->power.event || test_bit(FLAG_FLASHING, &ai->flags)) { 3129 up(&ai->sem); 3130 continue; 3131 } 3132 3133 if (test_bit(JOB_XMIT, &ai->jobs)) 3134 airo_end_xmit(dev); 3135 else if (test_bit(JOB_XMIT11, &ai->jobs)) 3136 airo_end_xmit11(dev); 3137 else if (test_bit(JOB_STATS, &ai->jobs)) 3138 airo_read_stats(dev); 3139 else if (test_bit(JOB_WSTATS, &ai->jobs)) 3140 airo_read_wireless_stats(ai); 3141 else if (test_bit(JOB_PROMISC, &ai->jobs)) 3142 airo_set_promisc(ai); 3143 else if (test_bit(JOB_MIC, &ai->jobs)) 3144 micinit(ai); 3145 else if (test_bit(JOB_EVENT, &ai->jobs)) 3146 airo_send_event(dev); 3147 else if (test_bit(JOB_AUTOWEP, &ai->jobs)) 3148 timer_func(dev); 3149 else if (test_bit(JOB_SCAN_RESULTS, &ai->jobs)) 3150 airo_process_scan_results(ai); 3151 else /* Shouldn't get here, but we make sure to unlock */ 3152 up(&ai->sem); 3153 } 3154 3155 return 0; 3156 } 3157 3158 static int header_len(__le16 ctl) 3159 { 3160 u16 fc = le16_to_cpu(ctl); 3161 switch (fc & 0xc) { 3162 case 4: 3163 if ((fc & 0xe0) == 0xc0) 3164 return 10; /* one-address control packet */ 3165 return 16; /* two-address control packet */ 3166 case 8: 3167 if ((fc & 0x300) == 0x300) 3168 return 30; /* WDS packet */ 3169 } 3170 return 24; 3171 } 3172 3173 static void airo_handle_cisco_mic(struct airo_info *ai) 3174 { 3175 if (test_bit(FLAG_MIC_CAPABLE, &ai->flags)) { 3176 set_bit(JOB_MIC, &ai->jobs); 3177 wake_up_interruptible(&ai->thr_wait); 3178 } 3179 } 3180 3181 /* Airo Status codes */ 3182 #define STAT_NOBEACON 0x8000 /* Loss of sync - missed beacons */ 3183 #define STAT_MAXRETRIES 0x8001 /* Loss of sync - max retries */ 3184 #define STAT_MAXARL 0x8002 /* Loss of sync - average retry level exceeded*/ 3185 #define STAT_FORCELOSS 0x8003 /* Loss of sync - host request */ 3186 #define STAT_TSFSYNC 0x8004 /* Loss of sync - TSF synchronization */ 3187 #define STAT_DEAUTH 0x8100 /* low byte is 802.11 reason code */ 3188 #define STAT_DISASSOC 0x8200 /* low byte is 802.11 reason code */ 3189 #define STAT_ASSOC_FAIL 0x8400 /* low byte is 802.11 reason code */ 3190 #define STAT_AUTH_FAIL 0x0300 /* low byte is 802.11 reason code */ 3191 #define STAT_ASSOC 0x0400 /* Associated */ 3192 #define STAT_REASSOC 0x0600 /* Reassociated? Only on firmware >= 5.30.17 */ 3193 3194 static void airo_print_status(const char *devname, u16 status) 3195 { 3196 u8 reason = status & 0xFF; 3197 3198 switch (status & 0xFF00) { 3199 case STAT_NOBEACON: 3200 switch (status) { 3201 case STAT_NOBEACON: 3202 airo_print_dbg(devname, "link lost (missed beacons)"); 3203 break; 3204 case STAT_MAXRETRIES: 3205 case STAT_MAXARL: 3206 airo_print_dbg(devname, "link lost (max retries)"); 3207 break; 3208 case STAT_FORCELOSS: 3209 airo_print_dbg(devname, "link lost (local choice)"); 3210 break; 3211 case STAT_TSFSYNC: 3212 airo_print_dbg(devname, "link lost (TSF sync lost)"); 3213 break; 3214 default: 3215 airo_print_dbg(devname, "unknown status %x\n", status); 3216 break; 3217 } 3218 break; 3219 case STAT_DEAUTH: 3220 airo_print_dbg(devname, "deauthenticated (reason: %d)", reason); 3221 break; 3222 case STAT_DISASSOC: 3223 airo_print_dbg(devname, "disassociated (reason: %d)", reason); 3224 break; 3225 case STAT_ASSOC_FAIL: 3226 airo_print_dbg(devname, "association failed (reason: %d)", 3227 reason); 3228 break; 3229 case STAT_AUTH_FAIL: 3230 airo_print_dbg(devname, "authentication failed (reason: %d)", 3231 reason); 3232 break; 3233 case STAT_ASSOC: 3234 case STAT_REASSOC: 3235 break; 3236 default: 3237 airo_print_dbg(devname, "unknown status %x\n", status); 3238 break; 3239 } 3240 } 3241 3242 static void airo_handle_link(struct airo_info *ai) 3243 { 3244 union iwreq_data wrqu; 3245 int scan_forceloss = 0; 3246 u16 status; 3247 3248 /* Get new status and acknowledge the link change */ 3249 status = le16_to_cpu(IN4500(ai, LINKSTAT)); 3250 OUT4500(ai, EVACK, EV_LINK); 3251 3252 if ((status == STAT_FORCELOSS) && (ai->scan_timeout > 0)) 3253 scan_forceloss = 1; 3254 3255 airo_print_status(ai->dev->name, status); 3256 3257 if ((status == STAT_ASSOC) || (status == STAT_REASSOC)) { 3258 if (auto_wep) 3259 ai->expires = 0; 3260 if (ai->list_bss_task) 3261 wake_up_process(ai->list_bss_task); 3262 set_bit(FLAG_UPDATE_UNI, &ai->flags); 3263 set_bit(FLAG_UPDATE_MULTI, &ai->flags); 3264 3265 if (down_trylock(&ai->sem) != 0) { 3266 set_bit(JOB_EVENT, &ai->jobs); 3267 wake_up_interruptible(&ai->thr_wait); 3268 } else 3269 airo_send_event(ai->dev); 3270 netif_carrier_on(ai->dev); 3271 } else if (!scan_forceloss) { 3272 if (auto_wep && !ai->expires) { 3273 ai->expires = RUN_AT(3*HZ); 3274 wake_up_interruptible(&ai->thr_wait); 3275 } 3276 3277 /* Send event to user space */ 3278 eth_zero_addr(wrqu.ap_addr.sa_data); 3279 wrqu.ap_addr.sa_family = ARPHRD_ETHER; 3280 wireless_send_event(ai->dev, SIOCGIWAP, &wrqu, NULL); 3281 netif_carrier_off(ai->dev); 3282 } else { 3283 netif_carrier_off(ai->dev); 3284 } 3285 } 3286 3287 static void airo_handle_rx(struct airo_info *ai) 3288 { 3289 struct sk_buff *skb = NULL; 3290 __le16 fc, v, *buffer, tmpbuf[4]; 3291 u16 len, hdrlen = 0, gap, fid; 3292 struct rx_hdr hdr; 3293 int success = 0; 3294 3295 if (test_bit(FLAG_MPI, &ai->flags)) { 3296 if (test_bit(FLAG_802_11, &ai->flags)) 3297 mpi_receive_802_11(ai); 3298 else 3299 mpi_receive_802_3(ai); 3300 OUT4500(ai, EVACK, EV_RX); 3301 return; 3302 } 3303 3304 fid = IN4500(ai, RXFID); 3305 3306 /* Get the packet length */ 3307 if (test_bit(FLAG_802_11, &ai->flags)) { 3308 bap_setup (ai, fid, 4, BAP0); 3309 bap_read (ai, (__le16*)&hdr, sizeof(hdr), BAP0); 3310 /* Bad CRC. Ignore packet */ 3311 if (le16_to_cpu(hdr.status) & 2) 3312 hdr.len = 0; 3313 if (ai->wifidev == NULL) 3314 hdr.len = 0; 3315 } else { 3316 bap_setup(ai, fid, 0x36, BAP0); 3317 bap_read(ai, &hdr.len, 2, BAP0); 3318 } 3319 len = le16_to_cpu(hdr.len); 3320 3321 if (len > AIRO_DEF_MTU) { 3322 airo_print_err(ai->dev->name, "Bad size %d", len); 3323 goto done; 3324 } 3325 if (len == 0) 3326 goto done; 3327 3328 if (test_bit(FLAG_802_11, &ai->flags)) { 3329 bap_read(ai, &fc, sizeof (fc), BAP0); 3330 hdrlen = header_len(fc); 3331 } else 3332 hdrlen = ETH_ALEN * 2; 3333 3334 skb = dev_alloc_skb(len + hdrlen + 2 + 2); 3335 if (!skb) { 3336 ai->dev->stats.rx_dropped++; 3337 goto done; 3338 } 3339 3340 skb_reserve(skb, 2); /* This way the IP header is aligned */ 3341 buffer = (__le16 *) skb_put(skb, len + hdrlen); 3342 if (test_bit(FLAG_802_11, &ai->flags)) { 3343 buffer[0] = fc; 3344 bap_read(ai, buffer + 1, hdrlen - 2, BAP0); 3345 if (hdrlen == 24) 3346 bap_read(ai, tmpbuf, 6, BAP0); 3347 3348 bap_read(ai, &v, sizeof(v), BAP0); 3349 gap = le16_to_cpu(v); 3350 if (gap) { 3351 if (gap <= 8) { 3352 bap_read(ai, tmpbuf, gap, BAP0); 3353 } else { 3354 airo_print_err(ai->dev->name, "gaplen too " 3355 "big. Problems will follow..."); 3356 } 3357 } 3358 bap_read(ai, buffer + hdrlen/2, len, BAP0); 3359 } else { 3360 MICBuffer micbuf; 3361 3362 bap_read(ai, buffer, ETH_ALEN * 2, BAP0); 3363 if (ai->micstats.enabled) { 3364 bap_read(ai, (__le16 *) &micbuf, sizeof (micbuf), BAP0); 3365 if (ntohs(micbuf.typelen) > 0x05DC) 3366 bap_setup(ai, fid, 0x44, BAP0); 3367 else { 3368 if (len <= sizeof (micbuf)) { 3369 dev_kfree_skb_irq(skb); 3370 goto done; 3371 } 3372 3373 len -= sizeof(micbuf); 3374 skb_trim(skb, len + hdrlen); 3375 } 3376 } 3377 3378 bap_read(ai, buffer + ETH_ALEN, len, BAP0); 3379 if (decapsulate(ai, &micbuf, (etherHead*) buffer, len)) 3380 dev_kfree_skb_irq (skb); 3381 else 3382 success = 1; 3383 } 3384 3385 #ifdef WIRELESS_SPY 3386 if (success && (ai->spy_data.spy_number > 0)) { 3387 char *sa; 3388 struct iw_quality wstats; 3389 3390 /* Prepare spy data : addr + qual */ 3391 if (!test_bit(FLAG_802_11, &ai->flags)) { 3392 sa = (char *) buffer + 6; 3393 bap_setup(ai, fid, 8, BAP0); 3394 bap_read(ai, (__le16 *) hdr.rssi, 2, BAP0); 3395 } else 3396 sa = (char *) buffer + 10; 3397 wstats.qual = hdr.rssi[0]; 3398 if (ai->rssi) 3399 wstats.level = 0x100 - ai->rssi[hdr.rssi[1]].rssidBm; 3400 else 3401 wstats.level = (hdr.rssi[1] + 321) / 2; 3402 wstats.noise = ai->wstats.qual.noise; 3403 wstats.updated = IW_QUAL_LEVEL_UPDATED 3404 | IW_QUAL_QUAL_UPDATED 3405 | IW_QUAL_DBM; 3406 /* Update spy records */ 3407 wireless_spy_update(ai->dev, sa, &wstats); 3408 } 3409 #endif /* WIRELESS_SPY */ 3410 3411 done: 3412 OUT4500(ai, EVACK, EV_RX); 3413 3414 if (success) { 3415 if (test_bit(FLAG_802_11, &ai->flags)) { 3416 skb_reset_mac_header(skb); 3417 skb->pkt_type = PACKET_OTHERHOST; 3418 skb->dev = ai->wifidev; 3419 skb->protocol = htons(ETH_P_802_2); 3420 } else 3421 skb->protocol = eth_type_trans(skb, ai->dev); 3422 skb->ip_summed = CHECKSUM_NONE; 3423 3424 netif_rx(skb); 3425 } 3426 } 3427 3428 static void airo_handle_tx(struct airo_info *ai, u16 status) 3429 { 3430 int i, len = 0, index = -1; 3431 u16 fid; 3432 3433 if (test_bit(FLAG_MPI, &ai->flags)) { 3434 unsigned long flags; 3435 3436 if (status & EV_TXEXC) 3437 get_tx_error(ai, -1); 3438 3439 spin_lock_irqsave(&ai->aux_lock, flags); 3440 if (!skb_queue_empty(&ai->txq)) { 3441 spin_unlock_irqrestore(&ai->aux_lock,flags); 3442 mpi_send_packet(ai->dev); 3443 } else { 3444 clear_bit(FLAG_PENDING_XMIT, &ai->flags); 3445 spin_unlock_irqrestore(&ai->aux_lock,flags); 3446 netif_wake_queue(ai->dev); 3447 } 3448 OUT4500(ai, EVACK, status & (EV_TX | EV_TXCPY | EV_TXEXC)); 3449 return; 3450 } 3451 3452 fid = IN4500(ai, TXCOMPLFID); 3453 3454 for(i = 0; i < MAX_FIDS; i++) { 3455 if ((ai->fids[i] & 0xffff) == fid) { 3456 len = ai->fids[i] >> 16; 3457 index = i; 3458 } 3459 } 3460 3461 if (index != -1) { 3462 if (status & EV_TXEXC) 3463 get_tx_error(ai, index); 3464 3465 OUT4500(ai, EVACK, status & (EV_TX | EV_TXEXC)); 3466 3467 /* Set up to be used again */ 3468 ai->fids[index] &= 0xffff; 3469 if (index < MAX_FIDS / 2) { 3470 if (!test_bit(FLAG_PENDING_XMIT, &ai->flags)) 3471 netif_wake_queue(ai->dev); 3472 } else { 3473 if (!test_bit(FLAG_PENDING_XMIT11, &ai->flags)) 3474 netif_wake_queue(ai->wifidev); 3475 } 3476 } else { 3477 OUT4500(ai, EVACK, status & (EV_TX | EV_TXCPY | EV_TXEXC)); 3478 airo_print_err(ai->dev->name, "Unallocated FID was used to xmit"); 3479 } 3480 } 3481 3482 static irqreturn_t airo_interrupt(int irq, void *dev_id) 3483 { 3484 struct net_device *dev = dev_id; 3485 u16 status, savedInterrupts = 0; 3486 struct airo_info *ai = dev->ml_priv; 3487 int handled = 0; 3488 3489 if (!netif_device_present(dev)) 3490 return IRQ_NONE; 3491 3492 for (;;) { 3493 status = IN4500(ai, EVSTAT); 3494 if (!(status & STATUS_INTS) || (status == 0xffff)) 3495 break; 3496 3497 handled = 1; 3498 3499 if (status & EV_AWAKE) { 3500 OUT4500(ai, EVACK, EV_AWAKE); 3501 OUT4500(ai, EVACK, EV_AWAKE); 3502 } 3503 3504 if (!savedInterrupts) { 3505 savedInterrupts = IN4500(ai, EVINTEN); 3506 OUT4500(ai, EVINTEN, 0); 3507 } 3508 3509 if (status & EV_MIC) { 3510 OUT4500(ai, EVACK, EV_MIC); 3511 airo_handle_cisco_mic(ai); 3512 } 3513 3514 if (status & EV_LINK) { 3515 /* Link status changed */ 3516 airo_handle_link(ai); 3517 } 3518 3519 /* Check to see if there is something to receive */ 3520 if (status & EV_RX) 3521 airo_handle_rx(ai); 3522 3523 /* Check to see if a packet has been transmitted */ 3524 if (status & (EV_TX | EV_TXCPY | EV_TXEXC)) 3525 airo_handle_tx(ai, status); 3526 3527 if ( status & ~STATUS_INTS & ~IGNORE_INTS ) { 3528 airo_print_warn(ai->dev->name, "Got weird status %x", 3529 status & ~STATUS_INTS & ~IGNORE_INTS ); 3530 } 3531 } 3532 3533 if (savedInterrupts) 3534 OUT4500(ai, EVINTEN, savedInterrupts); 3535 3536 return IRQ_RETVAL(handled); 3537 } 3538 3539 /* 3540 * Routines to talk to the card 3541 */ 3542 3543 /* 3544 * This was originally written for the 4500, hence the name 3545 * NOTE: If use with 8bit mode and SMP bad things will happen! 3546 * Why would some one do 8 bit IO in an SMP machine?!? 3547 */ 3548 static void OUT4500( struct airo_info *ai, u16 reg, u16 val ) { 3549 if (test_bit(FLAG_MPI,&ai->flags)) 3550 reg <<= 1; 3551 if ( !do8bitIO ) 3552 outw( val, ai->dev->base_addr + reg ); 3553 else { 3554 outb( val & 0xff, ai->dev->base_addr + reg ); 3555 outb( val >> 8, ai->dev->base_addr + reg + 1 ); 3556 } 3557 } 3558 3559 static u16 IN4500( struct airo_info *ai, u16 reg ) { 3560 unsigned short rc; 3561 3562 if (test_bit(FLAG_MPI,&ai->flags)) 3563 reg <<= 1; 3564 if ( !do8bitIO ) 3565 rc = inw( ai->dev->base_addr + reg ); 3566 else { 3567 rc = inb( ai->dev->base_addr + reg ); 3568 rc += ((int)inb( ai->dev->base_addr + reg + 1 )) << 8; 3569 } 3570 return rc; 3571 } 3572 3573 static int enable_MAC(struct airo_info *ai, int lock) 3574 { 3575 int rc; 3576 Cmd cmd; 3577 Resp rsp; 3578 3579 /* FLAG_RADIO_OFF : Radio disabled via /proc or Wireless Extensions 3580 * FLAG_RADIO_DOWN : Radio disabled via "ifconfig ethX down" 3581 * Note : we could try to use !netif_running(dev) in enable_MAC() 3582 * instead of this flag, but I don't trust it *within* the 3583 * open/close functions, and testing both flags together is 3584 * "cheaper" - Jean II */ 3585 if (ai->flags & FLAG_RADIO_MASK) return SUCCESS; 3586 3587 if (lock && down_interruptible(&ai->sem)) 3588 return -ERESTARTSYS; 3589 3590 if (!test_bit(FLAG_ENABLED, &ai->flags)) { 3591 memset(&cmd, 0, sizeof(cmd)); 3592 cmd.cmd = MAC_ENABLE; 3593 rc = issuecommand(ai, &cmd, &rsp); 3594 if (rc == SUCCESS) 3595 set_bit(FLAG_ENABLED, &ai->flags); 3596 } else 3597 rc = SUCCESS; 3598 3599 if (lock) 3600 up(&ai->sem); 3601 3602 if (rc) 3603 airo_print_err(ai->dev->name, "Cannot enable MAC"); 3604 else if ((rsp.status & 0xFF00) != 0) { 3605 airo_print_err(ai->dev->name, "Bad MAC enable reason=%x, " 3606 "rid=%x, offset=%d", rsp.rsp0, rsp.rsp1, rsp.rsp2); 3607 rc = ERROR; 3608 } 3609 return rc; 3610 } 3611 3612 static void disable_MAC( struct airo_info *ai, int lock ) { 3613 Cmd cmd; 3614 Resp rsp; 3615 3616 if (lock == 1 && down_interruptible(&ai->sem)) 3617 return; 3618 3619 if (test_bit(FLAG_ENABLED, &ai->flags)) { 3620 if (lock != 2) /* lock == 2 means don't disable carrier */ 3621 netif_carrier_off(ai->dev); 3622 memset(&cmd, 0, sizeof(cmd)); 3623 cmd.cmd = MAC_DISABLE; // disable in case already enabled 3624 issuecommand(ai, &cmd, &rsp); 3625 clear_bit(FLAG_ENABLED, &ai->flags); 3626 } 3627 if (lock == 1) 3628 up(&ai->sem); 3629 } 3630 3631 static void enable_interrupts( struct airo_info *ai ) { 3632 /* Enable the interrupts */ 3633 OUT4500( ai, EVINTEN, STATUS_INTS ); 3634 } 3635 3636 static void disable_interrupts( struct airo_info *ai ) { 3637 OUT4500( ai, EVINTEN, 0 ); 3638 } 3639 3640 static void mpi_receive_802_3(struct airo_info *ai) 3641 { 3642 RxFid rxd; 3643 int len = 0; 3644 struct sk_buff *skb; 3645 char *buffer; 3646 int off = 0; 3647 MICBuffer micbuf; 3648 3649 memcpy_fromio(&rxd, ai->rxfids[0].card_ram_off, sizeof(rxd)); 3650 /* Make sure we got something */ 3651 if (rxd.rdy && rxd.valid == 0) { 3652 len = rxd.len + 12; 3653 if (len < 12 || len > 2048) 3654 goto badrx; 3655 3656 skb = dev_alloc_skb(len); 3657 if (!skb) { 3658 ai->dev->stats.rx_dropped++; 3659 goto badrx; 3660 } 3661 buffer = skb_put(skb,len); 3662 memcpy(buffer, ai->rxfids[0].virtual_host_addr, ETH_ALEN * 2); 3663 if (ai->micstats.enabled) { 3664 memcpy(&micbuf, 3665 ai->rxfids[0].virtual_host_addr + ETH_ALEN * 2, 3666 sizeof(micbuf)); 3667 if (ntohs(micbuf.typelen) <= 0x05DC) { 3668 if (len <= sizeof(micbuf) + ETH_ALEN * 2) 3669 goto badmic; 3670 3671 off = sizeof(micbuf); 3672 skb_trim (skb, len - off); 3673 } 3674 } 3675 memcpy(buffer + ETH_ALEN * 2, 3676 ai->rxfids[0].virtual_host_addr + ETH_ALEN * 2 + off, 3677 len - ETH_ALEN * 2 - off); 3678 if (decapsulate (ai, &micbuf, (etherHead*)buffer, len - off - ETH_ALEN * 2)) { 3679 badmic: 3680 dev_kfree_skb_irq (skb); 3681 goto badrx; 3682 } 3683 #ifdef WIRELESS_SPY 3684 if (ai->spy_data.spy_number > 0) { 3685 char *sa; 3686 struct iw_quality wstats; 3687 /* Prepare spy data : addr + qual */ 3688 sa = buffer + ETH_ALEN; 3689 wstats.qual = 0; /* XXX Where do I get that info from ??? */ 3690 wstats.level = 0; 3691 wstats.updated = 0; 3692 /* Update spy records */ 3693 wireless_spy_update(ai->dev, sa, &wstats); 3694 } 3695 #endif /* WIRELESS_SPY */ 3696 3697 skb->ip_summed = CHECKSUM_NONE; 3698 skb->protocol = eth_type_trans(skb, ai->dev); 3699 netif_rx(skb); 3700 } 3701 badrx: 3702 if (rxd.valid == 0) { 3703 rxd.valid = 1; 3704 rxd.rdy = 0; 3705 rxd.len = PKTSIZE; 3706 memcpy_toio(ai->rxfids[0].card_ram_off, &rxd, sizeof(rxd)); 3707 } 3708 } 3709 3710 static void mpi_receive_802_11(struct airo_info *ai) 3711 { 3712 RxFid rxd; 3713 struct sk_buff *skb = NULL; 3714 u16 len, hdrlen = 0; 3715 __le16 fc; 3716 struct rx_hdr hdr; 3717 u16 gap; 3718 u16 *buffer; 3719 char *ptr = ai->rxfids[0].virtual_host_addr + 4; 3720 3721 memcpy_fromio(&rxd, ai->rxfids[0].card_ram_off, sizeof(rxd)); 3722 memcpy ((char *)&hdr, ptr, sizeof(hdr)); 3723 ptr += sizeof(hdr); 3724 /* Bad CRC. Ignore packet */ 3725 if (le16_to_cpu(hdr.status) & 2) 3726 hdr.len = 0; 3727 if (ai->wifidev == NULL) 3728 hdr.len = 0; 3729 len = le16_to_cpu(hdr.len); 3730 if (len > AIRO_DEF_MTU) { 3731 airo_print_err(ai->dev->name, "Bad size %d", len); 3732 goto badrx; 3733 } 3734 if (len == 0) 3735 goto badrx; 3736 3737 fc = get_unaligned((__le16 *)ptr); 3738 hdrlen = header_len(fc); 3739 3740 skb = dev_alloc_skb( len + hdrlen + 2 ); 3741 if ( !skb ) { 3742 ai->dev->stats.rx_dropped++; 3743 goto badrx; 3744 } 3745 buffer = (u16*)skb_put (skb, len + hdrlen); 3746 memcpy ((char *)buffer, ptr, hdrlen); 3747 ptr += hdrlen; 3748 if (hdrlen == 24) 3749 ptr += 6; 3750 gap = get_unaligned_le16(ptr); 3751 ptr += sizeof(__le16); 3752 if (gap) { 3753 if (gap <= 8) 3754 ptr += gap; 3755 else 3756 airo_print_err(ai->dev->name, 3757 "gaplen too big. Problems will follow..."); 3758 } 3759 memcpy ((char *)buffer + hdrlen, ptr, len); 3760 ptr += len; 3761 #ifdef IW_WIRELESS_SPY /* defined in iw_handler.h */ 3762 if (ai->spy_data.spy_number > 0) { 3763 char *sa; 3764 struct iw_quality wstats; 3765 /* Prepare spy data : addr + qual */ 3766 sa = (char*)buffer + 10; 3767 wstats.qual = hdr.rssi[0]; 3768 if (ai->rssi) 3769 wstats.level = 0x100 - ai->rssi[hdr.rssi[1]].rssidBm; 3770 else 3771 wstats.level = (hdr.rssi[1] + 321) / 2; 3772 wstats.noise = ai->wstats.qual.noise; 3773 wstats.updated = IW_QUAL_QUAL_UPDATED 3774 | IW_QUAL_LEVEL_UPDATED 3775 | IW_QUAL_DBM; 3776 /* Update spy records */ 3777 wireless_spy_update(ai->dev, sa, &wstats); 3778 } 3779 #endif /* IW_WIRELESS_SPY */ 3780 skb_reset_mac_header(skb); 3781 skb->pkt_type = PACKET_OTHERHOST; 3782 skb->dev = ai->wifidev; 3783 skb->protocol = htons(ETH_P_802_2); 3784 skb->ip_summed = CHECKSUM_NONE; 3785 netif_rx( skb ); 3786 3787 badrx: 3788 if (rxd.valid == 0) { 3789 rxd.valid = 1; 3790 rxd.rdy = 0; 3791 rxd.len = PKTSIZE; 3792 memcpy_toio(ai->rxfids[0].card_ram_off, &rxd, sizeof(rxd)); 3793 } 3794 } 3795 3796 static inline void set_auth_type(struct airo_info *local, int auth_type) 3797 { 3798 local->config.authType = auth_type; 3799 /* Cache the last auth type used (of AUTH_OPEN and AUTH_ENCRYPT). 3800 * Used by airo_set_auth() 3801 */ 3802 if (auth_type == AUTH_OPEN || auth_type == AUTH_ENCRYPT) 3803 local->last_auth = auth_type; 3804 } 3805 3806 static u16 setup_card(struct airo_info *ai, u8 *mac, int lock) 3807 { 3808 Cmd cmd; 3809 Resp rsp; 3810 int status; 3811 SsidRid mySsid; 3812 __le16 lastindex; 3813 WepKeyRid wkr; 3814 int rc; 3815 3816 memset( &mySsid, 0, sizeof( mySsid ) ); 3817 kfree (ai->flash); 3818 ai->flash = NULL; 3819 3820 /* The NOP is the first step in getting the card going */ 3821 cmd.cmd = NOP; 3822 cmd.parm0 = cmd.parm1 = cmd.parm2 = 0; 3823 if (lock && down_interruptible(&ai->sem)) 3824 return ERROR; 3825 if ( issuecommand( ai, &cmd, &rsp ) != SUCCESS ) { 3826 if (lock) 3827 up(&ai->sem); 3828 return ERROR; 3829 } 3830 disable_MAC( ai, 0); 3831 3832 // Let's figure out if we need to use the AUX port 3833 if (!test_bit(FLAG_MPI,&ai->flags)) { 3834 cmd.cmd = CMD_ENABLEAUX; 3835 if (issuecommand(ai, &cmd, &rsp) != SUCCESS) { 3836 if (lock) 3837 up(&ai->sem); 3838 airo_print_err(ai->dev->name, "Error checking for AUX port"); 3839 return ERROR; 3840 } 3841 if (!aux_bap || rsp.status & 0xff00) { 3842 ai->bap_read = fast_bap_read; 3843 airo_print_dbg(ai->dev->name, "Doing fast bap_reads"); 3844 } else { 3845 ai->bap_read = aux_bap_read; 3846 airo_print_dbg(ai->dev->name, "Doing AUX bap_reads"); 3847 } 3848 } 3849 if (lock) 3850 up(&ai->sem); 3851 if (ai->config.len == 0) { 3852 int i; 3853 tdsRssiRid rssi_rid; 3854 CapabilityRid cap_rid; 3855 3856 kfree(ai->SSID); 3857 ai->SSID = NULL; 3858 // general configuration (read/modify/write) 3859 status = readConfigRid(ai, lock); 3860 if ( status != SUCCESS ) return ERROR; 3861 3862 status = readCapabilityRid(ai, &cap_rid, lock); 3863 if ( status != SUCCESS ) return ERROR; 3864 3865 status = PC4500_readrid(ai,RID_RSSI,&rssi_rid,sizeof(rssi_rid),lock); 3866 if ( status == SUCCESS ) { 3867 if (ai->rssi || (ai->rssi = kmalloc(512, GFP_KERNEL)) != NULL) 3868 memcpy(ai->rssi, (u8*)&rssi_rid + 2, 512); /* Skip RID length member */ 3869 } 3870 else { 3871 kfree(ai->rssi); 3872 ai->rssi = NULL; 3873 if (cap_rid.softCap & cpu_to_le16(8)) 3874 ai->config.rmode |= RXMODE_NORMALIZED_RSSI; 3875 else 3876 airo_print_warn(ai->dev->name, "unknown received signal " 3877 "level scale"); 3878 } 3879 ai->config.opmode = adhoc ? MODE_STA_IBSS : MODE_STA_ESS; 3880 set_auth_type(ai, AUTH_OPEN); 3881 ai->config.modulation = MOD_CCK; 3882 3883 if (le16_to_cpu(cap_rid.len) >= sizeof(cap_rid) && 3884 (cap_rid.extSoftCap & cpu_to_le16(1)) && 3885 micsetup(ai) == SUCCESS) { 3886 ai->config.opmode |= MODE_MIC; 3887 set_bit(FLAG_MIC_CAPABLE, &ai->flags); 3888 } 3889 3890 /* Save off the MAC */ 3891 for( i = 0; i < ETH_ALEN; i++ ) { 3892 mac[i] = ai->config.macAddr[i]; 3893 } 3894 3895 /* Check to see if there are any insmod configured 3896 rates to add */ 3897 if ( rates[0] ) { 3898 memset(ai->config.rates,0,sizeof(ai->config.rates)); 3899 for( i = 0; i < 8 && rates[i]; i++ ) { 3900 ai->config.rates[i] = rates[i]; 3901 } 3902 } 3903 set_bit (FLAG_COMMIT, &ai->flags); 3904 } 3905 3906 /* Setup the SSIDs if present */ 3907 if ( ssids[0] ) { 3908 int i; 3909 for( i = 0; i < 3 && ssids[i]; i++ ) { 3910 size_t len = strlen(ssids[i]); 3911 if (len > 32) 3912 len = 32; 3913 mySsid.ssids[i].len = cpu_to_le16(len); 3914 memcpy(mySsid.ssids[i].ssid, ssids[i], len); 3915 } 3916 mySsid.len = cpu_to_le16(sizeof(mySsid)); 3917 } 3918 3919 status = writeConfigRid(ai, lock); 3920 if ( status != SUCCESS ) return ERROR; 3921 3922 /* Set up the SSID list */ 3923 if ( ssids[0] ) { 3924 status = writeSsidRid(ai, &mySsid, lock); 3925 if ( status != SUCCESS ) return ERROR; 3926 } 3927 3928 status = enable_MAC(ai, lock); 3929 if (status != SUCCESS) 3930 return ERROR; 3931 3932 /* Grab the initial wep key, we gotta save it for auto_wep */ 3933 rc = readWepKeyRid(ai, &wkr, 1, lock); 3934 if (rc == SUCCESS) do { 3935 lastindex = wkr.kindex; 3936 if (wkr.kindex == cpu_to_le16(0xffff)) { 3937 ai->defindex = wkr.mac[0]; 3938 } 3939 rc = readWepKeyRid(ai, &wkr, 0, lock); 3940 } while(lastindex != wkr.kindex); 3941 3942 try_auto_wep(ai); 3943 3944 return SUCCESS; 3945 } 3946 3947 static u16 issuecommand(struct airo_info *ai, Cmd *pCmd, Resp *pRsp) { 3948 // Im really paranoid about letting it run forever! 3949 int max_tries = 600000; 3950 3951 if (IN4500(ai, EVSTAT) & EV_CMD) 3952 OUT4500(ai, EVACK, EV_CMD); 3953 3954 OUT4500(ai, PARAM0, pCmd->parm0); 3955 OUT4500(ai, PARAM1, pCmd->parm1); 3956 OUT4500(ai, PARAM2, pCmd->parm2); 3957 OUT4500(ai, COMMAND, pCmd->cmd); 3958 3959 while (max_tries-- && (IN4500(ai, EVSTAT) & EV_CMD) == 0) { 3960 if ((IN4500(ai, COMMAND)) == pCmd->cmd) 3961 // PC4500 didn't notice command, try again 3962 OUT4500(ai, COMMAND, pCmd->cmd); 3963 if (!in_atomic() && (max_tries & 255) == 0) 3964 schedule(); 3965 } 3966 3967 if ( max_tries == -1 ) { 3968 airo_print_err(ai->dev->name, 3969 "Max tries exceeded when issuing command"); 3970 if (IN4500(ai, COMMAND) & COMMAND_BUSY) 3971 OUT4500(ai, EVACK, EV_CLEARCOMMANDBUSY); 3972 return ERROR; 3973 } 3974 3975 // command completed 3976 pRsp->status = IN4500(ai, STATUS); 3977 pRsp->rsp0 = IN4500(ai, RESP0); 3978 pRsp->rsp1 = IN4500(ai, RESP1); 3979 pRsp->rsp2 = IN4500(ai, RESP2); 3980 if ((pRsp->status & 0xff00)!=0 && pCmd->cmd != CMD_SOFTRESET) 3981 airo_print_err(ai->dev->name, 3982 "cmd:%x status:%x rsp0:%x rsp1:%x rsp2:%x", 3983 pCmd->cmd, pRsp->status, pRsp->rsp0, pRsp->rsp1, 3984 pRsp->rsp2); 3985 3986 // clear stuck command busy if necessary 3987 if (IN4500(ai, COMMAND) & COMMAND_BUSY) { 3988 OUT4500(ai, EVACK, EV_CLEARCOMMANDBUSY); 3989 } 3990 // acknowledge processing the status/response 3991 OUT4500(ai, EVACK, EV_CMD); 3992 3993 return SUCCESS; 3994 } 3995 3996 /* Sets up the bap to start exchange data. whichbap should 3997 * be one of the BAP0 or BAP1 defines. Locks should be held before 3998 * calling! */ 3999 static int bap_setup(struct airo_info *ai, u16 rid, u16 offset, int whichbap ) 4000 { 4001 int timeout = 50; 4002 int max_tries = 3; 4003 4004 OUT4500(ai, SELECT0+whichbap, rid); 4005 OUT4500(ai, OFFSET0+whichbap, offset); 4006 while (1) { 4007 int status = IN4500(ai, OFFSET0+whichbap); 4008 if (status & BAP_BUSY) { 4009 /* This isn't really a timeout, but its kinda 4010 close */ 4011 if (timeout--) { 4012 continue; 4013 } 4014 } else if ( status & BAP_ERR ) { 4015 /* invalid rid or offset */ 4016 airo_print_err(ai->dev->name, "BAP error %x %d", 4017 status, whichbap ); 4018 return ERROR; 4019 } else if (status & BAP_DONE) { // success 4020 return SUCCESS; 4021 } 4022 if ( !(max_tries--) ) { 4023 airo_print_err(ai->dev->name, 4024 "BAP setup error too many retries\n"); 4025 return ERROR; 4026 } 4027 // -- PC4500 missed it, try again 4028 OUT4500(ai, SELECT0+whichbap, rid); 4029 OUT4500(ai, OFFSET0+whichbap, offset); 4030 timeout = 50; 4031 } 4032 } 4033 4034 /* should only be called by aux_bap_read. This aux function and the 4035 following use concepts not documented in the developers guide. I 4036 got them from a patch given to my by Aironet */ 4037 static u16 aux_setup(struct airo_info *ai, u16 page, 4038 u16 offset, u16 *len) 4039 { 4040 u16 next; 4041 4042 OUT4500(ai, AUXPAGE, page); 4043 OUT4500(ai, AUXOFF, 0); 4044 next = IN4500(ai, AUXDATA); 4045 *len = IN4500(ai, AUXDATA)&0xff; 4046 if (offset != 4) OUT4500(ai, AUXOFF, offset); 4047 return next; 4048 } 4049 4050 /* requires call to bap_setup() first */ 4051 static int aux_bap_read(struct airo_info *ai, __le16 *pu16Dst, 4052 int bytelen, int whichbap) 4053 { 4054 u16 len; 4055 u16 page; 4056 u16 offset; 4057 u16 next; 4058 int words; 4059 int i; 4060 unsigned long flags; 4061 4062 spin_lock_irqsave(&ai->aux_lock, flags); 4063 page = IN4500(ai, SWS0+whichbap); 4064 offset = IN4500(ai, SWS2+whichbap); 4065 next = aux_setup(ai, page, offset, &len); 4066 words = (bytelen+1)>>1; 4067 4068 for (i=0; i<words;) { 4069 int count; 4070 count = (len>>1) < (words-i) ? (len>>1) : (words-i); 4071 if ( !do8bitIO ) 4072 insw( ai->dev->base_addr+DATA0+whichbap, 4073 pu16Dst+i,count ); 4074 else 4075 insb( ai->dev->base_addr+DATA0+whichbap, 4076 pu16Dst+i, count << 1 ); 4077 i += count; 4078 if (i<words) { 4079 next = aux_setup(ai, next, 4, &len); 4080 } 4081 } 4082 spin_unlock_irqrestore(&ai->aux_lock, flags); 4083 return SUCCESS; 4084 } 4085 4086 4087 /* requires call to bap_setup() first */ 4088 static int fast_bap_read(struct airo_info *ai, __le16 *pu16Dst, 4089 int bytelen, int whichbap) 4090 { 4091 bytelen = (bytelen + 1) & (~1); // round up to even value 4092 if ( !do8bitIO ) 4093 insw( ai->dev->base_addr+DATA0+whichbap, pu16Dst, bytelen>>1 ); 4094 else 4095 insb( ai->dev->base_addr+DATA0+whichbap, pu16Dst, bytelen ); 4096 return SUCCESS; 4097 } 4098 4099 /* requires call to bap_setup() first */ 4100 static int bap_write(struct airo_info *ai, const __le16 *pu16Src, 4101 int bytelen, int whichbap) 4102 { 4103 bytelen = (bytelen + 1) & (~1); // round up to even value 4104 if ( !do8bitIO ) 4105 outsw( ai->dev->base_addr+DATA0+whichbap, 4106 pu16Src, bytelen>>1 ); 4107 else 4108 outsb( ai->dev->base_addr+DATA0+whichbap, pu16Src, bytelen ); 4109 return SUCCESS; 4110 } 4111 4112 static int PC4500_accessrid(struct airo_info *ai, u16 rid, u16 accmd) 4113 { 4114 Cmd cmd; /* for issuing commands */ 4115 Resp rsp; /* response from commands */ 4116 u16 status; 4117 4118 memset(&cmd, 0, sizeof(cmd)); 4119 cmd.cmd = accmd; 4120 cmd.parm0 = rid; 4121 status = issuecommand(ai, &cmd, &rsp); 4122 if (status != 0) return status; 4123 if ( (rsp.status & 0x7F00) != 0) { 4124 return (accmd << 8) + (rsp.rsp0 & 0xFF); 4125 } 4126 return 0; 4127 } 4128 4129 /* Note, that we are using BAP1 which is also used by transmit, so 4130 * we must get a lock. */ 4131 static int PC4500_readrid(struct airo_info *ai, u16 rid, void *pBuf, int len, int lock) 4132 { 4133 u16 status; 4134 int rc = SUCCESS; 4135 4136 if (lock) { 4137 if (down_interruptible(&ai->sem)) 4138 return ERROR; 4139 } 4140 if (test_bit(FLAG_MPI,&ai->flags)) { 4141 Cmd cmd; 4142 Resp rsp; 4143 4144 memset(&cmd, 0, sizeof(cmd)); 4145 memset(&rsp, 0, sizeof(rsp)); 4146 ai->config_desc.rid_desc.valid = 1; 4147 ai->config_desc.rid_desc.len = RIDSIZE; 4148 ai->config_desc.rid_desc.rid = 0; 4149 ai->config_desc.rid_desc.host_addr = ai->ridbus; 4150 4151 cmd.cmd = CMD_ACCESS; 4152 cmd.parm0 = rid; 4153 4154 memcpy_toio(ai->config_desc.card_ram_off, 4155 &ai->config_desc.rid_desc, sizeof(Rid)); 4156 4157 rc = issuecommand(ai, &cmd, &rsp); 4158 4159 if (rsp.status & 0x7f00) 4160 rc = rsp.rsp0; 4161 if (!rc) 4162 memcpy(pBuf, ai->config_desc.virtual_host_addr, len); 4163 goto done; 4164 } else { 4165 if ((status = PC4500_accessrid(ai, rid, CMD_ACCESS))!=SUCCESS) { 4166 rc = status; 4167 goto done; 4168 } 4169 if (bap_setup(ai, rid, 0, BAP1) != SUCCESS) { 4170 rc = ERROR; 4171 goto done; 4172 } 4173 // read the rid length field 4174 bap_read(ai, pBuf, 2, BAP1); 4175 // length for remaining part of rid 4176 len = min(len, (int)le16_to_cpu(*(__le16*)pBuf)) - 2; 4177 4178 if ( len <= 2 ) { 4179 airo_print_err(ai->dev->name, 4180 "Rid %x has a length of %d which is too short", 4181 (int)rid, (int)len ); 4182 rc = ERROR; 4183 goto done; 4184 } 4185 // read remainder of the rid 4186 rc = bap_read(ai, ((__le16*)pBuf)+1, len, BAP1); 4187 } 4188 done: 4189 if (lock) 4190 up(&ai->sem); 4191 return rc; 4192 } 4193 4194 /* Note, that we are using BAP1 which is also used by transmit, so 4195 * make sure this isn't called when a transmit is happening */ 4196 static int PC4500_writerid(struct airo_info *ai, u16 rid, 4197 const void *pBuf, int len, int lock) 4198 { 4199 u16 status; 4200 int rc = SUCCESS; 4201 4202 *(__le16*)pBuf = cpu_to_le16((u16)len); 4203 4204 if (lock) { 4205 if (down_interruptible(&ai->sem)) 4206 return ERROR; 4207 } 4208 if (test_bit(FLAG_MPI,&ai->flags)) { 4209 Cmd cmd; 4210 Resp rsp; 4211 4212 if (test_bit(FLAG_ENABLED, &ai->flags) && (RID_WEP_TEMP != rid)) 4213 airo_print_err(ai->dev->name, 4214 "%s: MAC should be disabled (rid=%04x)", 4215 __func__, rid); 4216 memset(&cmd, 0, sizeof(cmd)); 4217 memset(&rsp, 0, sizeof(rsp)); 4218 4219 ai->config_desc.rid_desc.valid = 1; 4220 ai->config_desc.rid_desc.len = *((u16 *)pBuf); 4221 ai->config_desc.rid_desc.rid = 0; 4222 4223 cmd.cmd = CMD_WRITERID; 4224 cmd.parm0 = rid; 4225 4226 memcpy_toio(ai->config_desc.card_ram_off, 4227 &ai->config_desc.rid_desc, sizeof(Rid)); 4228 4229 if (len < 4 || len > 2047) { 4230 airo_print_err(ai->dev->name, "%s: len=%d", __func__, len); 4231 rc = -1; 4232 } else { 4233 memcpy(ai->config_desc.virtual_host_addr, 4234 pBuf, len); 4235 4236 rc = issuecommand(ai, &cmd, &rsp); 4237 if ((rc & 0xff00) != 0) { 4238 airo_print_err(ai->dev->name, "%s: Write rid Error %d", 4239 __func__, rc); 4240 airo_print_err(ai->dev->name, "%s: Cmd=%04x", 4241 __func__, cmd.cmd); 4242 } 4243 4244 if ((rsp.status & 0x7f00)) 4245 rc = rsp.rsp0; 4246 } 4247 } else { 4248 // --- first access so that we can write the rid data 4249 if ( (status = PC4500_accessrid(ai, rid, CMD_ACCESS)) != 0) { 4250 rc = status; 4251 goto done; 4252 } 4253 // --- now write the rid data 4254 if (bap_setup(ai, rid, 0, BAP1) != SUCCESS) { 4255 rc = ERROR; 4256 goto done; 4257 } 4258 bap_write(ai, pBuf, len, BAP1); 4259 // ---now commit the rid data 4260 rc = PC4500_accessrid(ai, rid, 0x100|CMD_ACCESS); 4261 } 4262 done: 4263 if (lock) 4264 up(&ai->sem); 4265 return rc; 4266 } 4267 4268 /* Allocates a FID to be used for transmitting packets. We only use 4269 one for now. */ 4270 static u16 transmit_allocate(struct airo_info *ai, int lenPayload, int raw) 4271 { 4272 unsigned int loop = 3000; 4273 Cmd cmd; 4274 Resp rsp; 4275 u16 txFid; 4276 __le16 txControl; 4277 4278 cmd.cmd = CMD_ALLOCATETX; 4279 cmd.parm0 = lenPayload; 4280 if (down_interruptible(&ai->sem)) 4281 return ERROR; 4282 if (issuecommand(ai, &cmd, &rsp) != SUCCESS) { 4283 txFid = ERROR; 4284 goto done; 4285 } 4286 if ( (rsp.status & 0xFF00) != 0) { 4287 txFid = ERROR; 4288 goto done; 4289 } 4290 /* wait for the allocate event/indication 4291 * It makes me kind of nervous that this can just sit here and spin, 4292 * but in practice it only loops like four times. */ 4293 while (((IN4500(ai, EVSTAT) & EV_ALLOC) == 0) && --loop); 4294 if (!loop) { 4295 txFid = ERROR; 4296 goto done; 4297 } 4298 4299 // get the allocated fid and acknowledge 4300 txFid = IN4500(ai, TXALLOCFID); 4301 OUT4500(ai, EVACK, EV_ALLOC); 4302 4303 /* The CARD is pretty cool since it converts the ethernet packet 4304 * into 802.11. Also note that we don't release the FID since we 4305 * will be using the same one over and over again. */ 4306 /* We only have to setup the control once since we are not 4307 * releasing the fid. */ 4308 if (raw) 4309 txControl = cpu_to_le16(TXCTL_TXOK | TXCTL_TXEX | TXCTL_802_11 4310 | TXCTL_ETHERNET | TXCTL_NORELEASE); 4311 else 4312 txControl = cpu_to_le16(TXCTL_TXOK | TXCTL_TXEX | TXCTL_802_3 4313 | TXCTL_ETHERNET | TXCTL_NORELEASE); 4314 if (bap_setup(ai, txFid, 0x0008, BAP1) != SUCCESS) 4315 txFid = ERROR; 4316 else 4317 bap_write(ai, &txControl, sizeof(txControl), BAP1); 4318 4319 done: 4320 up(&ai->sem); 4321 4322 return txFid; 4323 } 4324 4325 /* In general BAP1 is dedicated to transmiting packets. However, 4326 since we need a BAP when accessing RIDs, we also use BAP1 for that. 4327 Make sure the BAP1 spinlock is held when this is called. */ 4328 static int transmit_802_3_packet(struct airo_info *ai, int len, char *pPacket) 4329 { 4330 __le16 payloadLen; 4331 Cmd cmd; 4332 Resp rsp; 4333 int miclen = 0; 4334 u16 txFid = len; 4335 MICBuffer pMic; 4336 4337 len >>= 16; 4338 4339 if (len <= ETH_ALEN * 2) { 4340 airo_print_warn(ai->dev->name, "Short packet %d", len); 4341 return ERROR; 4342 } 4343 len -= ETH_ALEN * 2; 4344 4345 if (test_bit(FLAG_MIC_CAPABLE, &ai->flags) && ai->micstats.enabled && 4346 (ntohs(((__be16 *)pPacket)[6]) != 0x888E)) { 4347 if (encapsulate(ai,(etherHead *)pPacket,&pMic,len) != SUCCESS) 4348 return ERROR; 4349 miclen = sizeof(pMic); 4350 } 4351 // packet is destination[6], source[6], payload[len-12] 4352 // write the payload length and dst/src/payload 4353 if (bap_setup(ai, txFid, 0x0036, BAP1) != SUCCESS) return ERROR; 4354 /* The hardware addresses aren't counted as part of the payload, so 4355 * we have to subtract the 12 bytes for the addresses off */ 4356 payloadLen = cpu_to_le16(len + miclen); 4357 bap_write(ai, &payloadLen, sizeof(payloadLen),BAP1); 4358 bap_write(ai, (__le16*)pPacket, sizeof(etherHead), BAP1); 4359 if (miclen) 4360 bap_write(ai, (__le16*)&pMic, miclen, BAP1); 4361 bap_write(ai, (__le16*)(pPacket + sizeof(etherHead)), len, BAP1); 4362 // issue the transmit command 4363 memset( &cmd, 0, sizeof( cmd ) ); 4364 cmd.cmd = CMD_TRANSMIT; 4365 cmd.parm0 = txFid; 4366 if (issuecommand(ai, &cmd, &rsp) != SUCCESS) return ERROR; 4367 if ( (rsp.status & 0xFF00) != 0) return ERROR; 4368 return SUCCESS; 4369 } 4370 4371 static int transmit_802_11_packet(struct airo_info *ai, int len, char *pPacket) 4372 { 4373 __le16 fc, payloadLen; 4374 Cmd cmd; 4375 Resp rsp; 4376 int hdrlen; 4377 static u8 tail[(30-10) + 2 + 6] = {[30-10] = 6}; 4378 /* padding of header to full size + le16 gaplen (6) + gaplen bytes */ 4379 u16 txFid = len; 4380 len >>= 16; 4381 4382 fc = *(__le16*)pPacket; 4383 hdrlen = header_len(fc); 4384 4385 if (len < hdrlen) { 4386 airo_print_warn(ai->dev->name, "Short packet %d", len); 4387 return ERROR; 4388 } 4389 4390 /* packet is 802.11 header + payload 4391 * write the payload length and dst/src/payload */ 4392 if (bap_setup(ai, txFid, 6, BAP1) != SUCCESS) return ERROR; 4393 /* The 802.11 header aren't counted as part of the payload, so 4394 * we have to subtract the header bytes off */ 4395 payloadLen = cpu_to_le16(len-hdrlen); 4396 bap_write(ai, &payloadLen, sizeof(payloadLen),BAP1); 4397 if (bap_setup(ai, txFid, 0x0014, BAP1) != SUCCESS) return ERROR; 4398 bap_write(ai, (__le16 *)pPacket, hdrlen, BAP1); 4399 bap_write(ai, (__le16 *)(tail + (hdrlen - 10)), 38 - hdrlen, BAP1); 4400 4401 bap_write(ai, (__le16 *)(pPacket + hdrlen), len - hdrlen, BAP1); 4402 // issue the transmit command 4403 memset( &cmd, 0, sizeof( cmd ) ); 4404 cmd.cmd = CMD_TRANSMIT; 4405 cmd.parm0 = txFid; 4406 if (issuecommand(ai, &cmd, &rsp) != SUCCESS) return ERROR; 4407 if ( (rsp.status & 0xFF00) != 0) return ERROR; 4408 return SUCCESS; 4409 } 4410 4411 /* 4412 * This is the proc_fs routines. It is a bit messier than I would 4413 * like! Feel free to clean it up! 4414 */ 4415 4416 static ssize_t proc_read( struct file *file, 4417 char __user *buffer, 4418 size_t len, 4419 loff_t *offset); 4420 4421 static ssize_t proc_write( struct file *file, 4422 const char __user *buffer, 4423 size_t len, 4424 loff_t *offset ); 4425 static int proc_close( struct inode *inode, struct file *file ); 4426 4427 static int proc_stats_open( struct inode *inode, struct file *file ); 4428 static int proc_statsdelta_open( struct inode *inode, struct file *file ); 4429 static int proc_status_open( struct inode *inode, struct file *file ); 4430 static int proc_SSID_open( struct inode *inode, struct file *file ); 4431 static int proc_APList_open( struct inode *inode, struct file *file ); 4432 static int proc_BSSList_open( struct inode *inode, struct file *file ); 4433 static int proc_config_open( struct inode *inode, struct file *file ); 4434 static int proc_wepkey_open( struct inode *inode, struct file *file ); 4435 4436 static const struct file_operations proc_statsdelta_ops = { 4437 .owner = THIS_MODULE, 4438 .read = proc_read, 4439 .open = proc_statsdelta_open, 4440 .release = proc_close, 4441 .llseek = default_llseek, 4442 }; 4443 4444 static const struct file_operations proc_stats_ops = { 4445 .owner = THIS_MODULE, 4446 .read = proc_read, 4447 .open = proc_stats_open, 4448 .release = proc_close, 4449 .llseek = default_llseek, 4450 }; 4451 4452 static const struct file_operations proc_status_ops = { 4453 .owner = THIS_MODULE, 4454 .read = proc_read, 4455 .open = proc_status_open, 4456 .release = proc_close, 4457 .llseek = default_llseek, 4458 }; 4459 4460 static const struct file_operations proc_SSID_ops = { 4461 .owner = THIS_MODULE, 4462 .read = proc_read, 4463 .write = proc_write, 4464 .open = proc_SSID_open, 4465 .release = proc_close, 4466 .llseek = default_llseek, 4467 }; 4468 4469 static const struct file_operations proc_BSSList_ops = { 4470 .owner = THIS_MODULE, 4471 .read = proc_read, 4472 .write = proc_write, 4473 .open = proc_BSSList_open, 4474 .release = proc_close, 4475 .llseek = default_llseek, 4476 }; 4477 4478 static const struct file_operations proc_APList_ops = { 4479 .owner = THIS_MODULE, 4480 .read = proc_read, 4481 .write = proc_write, 4482 .open = proc_APList_open, 4483 .release = proc_close, 4484 .llseek = default_llseek, 4485 }; 4486 4487 static const struct file_operations proc_config_ops = { 4488 .owner = THIS_MODULE, 4489 .read = proc_read, 4490 .write = proc_write, 4491 .open = proc_config_open, 4492 .release = proc_close, 4493 .llseek = default_llseek, 4494 }; 4495 4496 static const struct file_operations proc_wepkey_ops = { 4497 .owner = THIS_MODULE, 4498 .read = proc_read, 4499 .write = proc_write, 4500 .open = proc_wepkey_open, 4501 .release = proc_close, 4502 .llseek = default_llseek, 4503 }; 4504 4505 static struct proc_dir_entry *airo_entry; 4506 4507 struct proc_data { 4508 int release_buffer; 4509 int readlen; 4510 char *rbuffer; 4511 int writelen; 4512 int maxwritelen; 4513 char *wbuffer; 4514 void (*on_close) (struct inode *, struct file *); 4515 }; 4516 4517 static int setup_proc_entry( struct net_device *dev, 4518 struct airo_info *apriv ) { 4519 struct proc_dir_entry *entry; 4520 4521 /* First setup the device directory */ 4522 strcpy(apriv->proc_name,dev->name); 4523 apriv->proc_entry = proc_mkdir_mode(apriv->proc_name, airo_perm, 4524 airo_entry); 4525 if (!apriv->proc_entry) 4526 return -ENOMEM; 4527 proc_set_user(apriv->proc_entry, proc_kuid, proc_kgid); 4528 4529 /* Setup the StatsDelta */ 4530 entry = proc_create_data("StatsDelta", S_IRUGO & proc_perm, 4531 apriv->proc_entry, &proc_statsdelta_ops, dev); 4532 if (!entry) 4533 goto fail; 4534 proc_set_user(entry, proc_kuid, proc_kgid); 4535 4536 /* Setup the Stats */ 4537 entry = proc_create_data("Stats", S_IRUGO & proc_perm, 4538 apriv->proc_entry, &proc_stats_ops, dev); 4539 if (!entry) 4540 goto fail; 4541 proc_set_user(entry, proc_kuid, proc_kgid); 4542 4543 /* Setup the Status */ 4544 entry = proc_create_data("Status", S_IRUGO & proc_perm, 4545 apriv->proc_entry, &proc_status_ops, dev); 4546 if (!entry) 4547 goto fail; 4548 proc_set_user(entry, proc_kuid, proc_kgid); 4549 4550 /* Setup the Config */ 4551 entry = proc_create_data("Config", proc_perm, 4552 apriv->proc_entry, &proc_config_ops, dev); 4553 if (!entry) 4554 goto fail; 4555 proc_set_user(entry, proc_kuid, proc_kgid); 4556 4557 /* Setup the SSID */ 4558 entry = proc_create_data("SSID", proc_perm, 4559 apriv->proc_entry, &proc_SSID_ops, dev); 4560 if (!entry) 4561 goto fail; 4562 proc_set_user(entry, proc_kuid, proc_kgid); 4563 4564 /* Setup the APList */ 4565 entry = proc_create_data("APList", proc_perm, 4566 apriv->proc_entry, &proc_APList_ops, dev); 4567 if (!entry) 4568 goto fail; 4569 proc_set_user(entry, proc_kuid, proc_kgid); 4570 4571 /* Setup the BSSList */ 4572 entry = proc_create_data("BSSList", proc_perm, 4573 apriv->proc_entry, &proc_BSSList_ops, dev); 4574 if (!entry) 4575 goto fail; 4576 proc_set_user(entry, proc_kuid, proc_kgid); 4577 4578 /* Setup the WepKey */ 4579 entry = proc_create_data("WepKey", proc_perm, 4580 apriv->proc_entry, &proc_wepkey_ops, dev); 4581 if (!entry) 4582 goto fail; 4583 proc_set_user(entry, proc_kuid, proc_kgid); 4584 return 0; 4585 4586 fail: 4587 remove_proc_subtree(apriv->proc_name, airo_entry); 4588 return -ENOMEM; 4589 } 4590 4591 static int takedown_proc_entry( struct net_device *dev, 4592 struct airo_info *apriv ) 4593 { 4594 remove_proc_subtree(apriv->proc_name, airo_entry); 4595 return 0; 4596 } 4597 4598 /* 4599 * What we want from the proc_fs is to be able to efficiently read 4600 * and write the configuration. To do this, we want to read the 4601 * configuration when the file is opened and write it when the file is 4602 * closed. So basically we allocate a read buffer at open and fill it 4603 * with data, and allocate a write buffer and read it at close. 4604 */ 4605 4606 /* 4607 * The read routine is generic, it relies on the preallocated rbuffer 4608 * to supply the data. 4609 */ 4610 static ssize_t proc_read( struct file *file, 4611 char __user *buffer, 4612 size_t len, 4613 loff_t *offset ) 4614 { 4615 struct proc_data *priv = file->private_data; 4616 4617 if (!priv->rbuffer) 4618 return -EINVAL; 4619 4620 return simple_read_from_buffer(buffer, len, offset, priv->rbuffer, 4621 priv->readlen); 4622 } 4623 4624 /* 4625 * The write routine is generic, it fills in a preallocated rbuffer 4626 * to supply the data. 4627 */ 4628 static ssize_t proc_write( struct file *file, 4629 const char __user *buffer, 4630 size_t len, 4631 loff_t *offset ) 4632 { 4633 ssize_t ret; 4634 struct proc_data *priv = file->private_data; 4635 4636 if (!priv->wbuffer) 4637 return -EINVAL; 4638 4639 ret = simple_write_to_buffer(priv->wbuffer, priv->maxwritelen, offset, 4640 buffer, len); 4641 if (ret > 0) 4642 priv->writelen = max_t(int, priv->writelen, *offset); 4643 4644 return ret; 4645 } 4646 4647 static int proc_status_open(struct inode *inode, struct file *file) 4648 { 4649 struct proc_data *data; 4650 struct net_device *dev = PDE_DATA(inode); 4651 struct airo_info *apriv = dev->ml_priv; 4652 CapabilityRid cap_rid; 4653 StatusRid status_rid; 4654 u16 mode; 4655 int i; 4656 4657 if ((file->private_data = kzalloc(sizeof(struct proc_data ), GFP_KERNEL)) == NULL) 4658 return -ENOMEM; 4659 data = file->private_data; 4660 if ((data->rbuffer = kmalloc( 2048, GFP_KERNEL )) == NULL) { 4661 kfree (file->private_data); 4662 return -ENOMEM; 4663 } 4664 4665 readStatusRid(apriv, &status_rid, 1); 4666 readCapabilityRid(apriv, &cap_rid, 1); 4667 4668 mode = le16_to_cpu(status_rid.mode); 4669 4670 i = sprintf(data->rbuffer, "Status: %s%s%s%s%s%s%s%s%s\n", 4671 mode & 1 ? "CFG ": "", 4672 mode & 2 ? "ACT ": "", 4673 mode & 0x10 ? "SYN ": "", 4674 mode & 0x20 ? "LNK ": "", 4675 mode & 0x40 ? "LEAP ": "", 4676 mode & 0x80 ? "PRIV ": "", 4677 mode & 0x100 ? "KEY ": "", 4678 mode & 0x200 ? "WEP ": "", 4679 mode & 0x8000 ? "ERR ": ""); 4680 sprintf( data->rbuffer+i, "Mode: %x\n" 4681 "Signal Strength: %d\n" 4682 "Signal Quality: %d\n" 4683 "SSID: %-.*s\n" 4684 "AP: %-.16s\n" 4685 "Freq: %d\n" 4686 "BitRate: %dmbs\n" 4687 "Driver Version: %s\n" 4688 "Device: %s\nManufacturer: %s\nFirmware Version: %s\n" 4689 "Radio type: %x\nCountry: %x\nHardware Version: %x\n" 4690 "Software Version: %x\nSoftware Subversion: %x\n" 4691 "Boot block version: %x\n", 4692 le16_to_cpu(status_rid.mode), 4693 le16_to_cpu(status_rid.normalizedSignalStrength), 4694 le16_to_cpu(status_rid.signalQuality), 4695 le16_to_cpu(status_rid.SSIDlen), 4696 status_rid.SSID, 4697 status_rid.apName, 4698 le16_to_cpu(status_rid.channel), 4699 le16_to_cpu(status_rid.currentXmitRate) / 2, 4700 version, 4701 cap_rid.prodName, 4702 cap_rid.manName, 4703 cap_rid.prodVer, 4704 le16_to_cpu(cap_rid.radioType), 4705 le16_to_cpu(cap_rid.country), 4706 le16_to_cpu(cap_rid.hardVer), 4707 le16_to_cpu(cap_rid.softVer), 4708 le16_to_cpu(cap_rid.softSubVer), 4709 le16_to_cpu(cap_rid.bootBlockVer)); 4710 data->readlen = strlen( data->rbuffer ); 4711 return 0; 4712 } 4713 4714 static int proc_stats_rid_open(struct inode*, struct file*, u16); 4715 static int proc_statsdelta_open( struct inode *inode, 4716 struct file *file ) { 4717 if (file->f_mode&FMODE_WRITE) { 4718 return proc_stats_rid_open(inode, file, RID_STATSDELTACLEAR); 4719 } 4720 return proc_stats_rid_open(inode, file, RID_STATSDELTA); 4721 } 4722 4723 static int proc_stats_open( struct inode *inode, struct file *file ) { 4724 return proc_stats_rid_open(inode, file, RID_STATS); 4725 } 4726 4727 static int proc_stats_rid_open( struct inode *inode, 4728 struct file *file, 4729 u16 rid ) 4730 { 4731 struct proc_data *data; 4732 struct net_device *dev = PDE_DATA(inode); 4733 struct airo_info *apriv = dev->ml_priv; 4734 StatsRid stats; 4735 int i, j; 4736 __le32 *vals = stats.vals; 4737 int len; 4738 4739 if ((file->private_data = kzalloc(sizeof(struct proc_data ), GFP_KERNEL)) == NULL) 4740 return -ENOMEM; 4741 data = file->private_data; 4742 if ((data->rbuffer = kmalloc( 4096, GFP_KERNEL )) == NULL) { 4743 kfree (file->private_data); 4744 return -ENOMEM; 4745 } 4746 4747 readStatsRid(apriv, &stats, rid, 1); 4748 len = le16_to_cpu(stats.len); 4749 4750 j = 0; 4751 for(i=0; statsLabels[i]!=(char *)-1 && i*4<len; i++) { 4752 if (!statsLabels[i]) continue; 4753 if (j+strlen(statsLabels[i])+16>4096) { 4754 airo_print_warn(apriv->dev->name, 4755 "Potentially disastrous buffer overflow averted!"); 4756 break; 4757 } 4758 j+=sprintf(data->rbuffer+j, "%s: %u\n", statsLabels[i], 4759 le32_to_cpu(vals[i])); 4760 } 4761 if (i*4 >= len) { 4762 airo_print_warn(apriv->dev->name, "Got a short rid"); 4763 } 4764 data->readlen = j; 4765 return 0; 4766 } 4767 4768 static int get_dec_u16( char *buffer, int *start, int limit ) { 4769 u16 value; 4770 int valid = 0; 4771 for (value = 0; *start < limit && buffer[*start] >= '0' && 4772 buffer[*start] <= '9'; (*start)++) { 4773 valid = 1; 4774 value *= 10; 4775 value += buffer[*start] - '0'; 4776 } 4777 if ( !valid ) return -1; 4778 return value; 4779 } 4780 4781 static int airo_config_commit(struct net_device *dev, 4782 struct iw_request_info *info, void *zwrq, 4783 char *extra); 4784 4785 static inline int sniffing_mode(struct airo_info *ai) 4786 { 4787 return (le16_to_cpu(ai->config.rmode) & le16_to_cpu(RXMODE_MASK)) >= 4788 le16_to_cpu(RXMODE_RFMON); 4789 } 4790 4791 static void proc_config_on_close(struct inode *inode, struct file *file) 4792 { 4793 struct proc_data *data = file->private_data; 4794 struct net_device *dev = PDE_DATA(inode); 4795 struct airo_info *ai = dev->ml_priv; 4796 char *line; 4797 4798 if ( !data->writelen ) return; 4799 4800 readConfigRid(ai, 1); 4801 set_bit (FLAG_COMMIT, &ai->flags);